- · a single box represents 1 byth.
- . If multiple bytes have string or array, then we go from upt to right, so 'about, o · array stired left to eight so 11/1,22h,30h is stired in the same way -· dw is 2 byth to 2 boxes filled, hund in 5566h, - o66 first stored and them 55. → 61,62,63,64,\$
- . for all ayun word we need 2 bytes. so store in uplaces i.e. son, 60h, 70h, 80h will be runed as 0050, 0060, 0070,0080 from left to right, but each individual element stirred in little

endian. i.e 50,00,60,00,70,00,80,50

altou to it will be ever ed as 55,00,55,00,55,00,56,00,57,00 for word datalispe and duplicate is used so first utilize 2 bytes i.e for 3DUP (55h), 56h, 57h it is an

um memory will be EA,FF and then while it as 4-bits 2 bytes so - 22 -> -16h -> after 2s complument -> FFEA so shred for a megative number in word, take its hexa value and convert it in 2's complement,

. In double word take ubytes and representation in 8 numbers to 654321ABL will be elimed as A8,21,43,65

LABEL not stired in memory.

extred as observed, ossesses, ossesses but in while endian so order will be 01,00,00,50,02,50,50,00,00, for array in doubleword or dword, each element represented in 8 numbers. so 1,2,3 will be 03,00,00,00



LACHE MISS

number of total memory access

- · basic unit of data transfer between memory and cache is called cache block
- · size is fixed.
- · capacity: number of data bytes in cache 2"
- ·blocksize, bytes of data brought into cache at once.

- degree of associativity (N) , number of blocks in a set
- · number of sets (S=B/N), each memory address maps to exactly one cache set.

N = 2	N=4
eto	Seto
et l	
et2	Set1

	effset bits
N = 8	
1	

set o

\* offsetbits = log 2b

\* set bils = log 2 S | \* address = tagbils -

1	00	01	10	H
L	57	98	65	22

B = 8/4 = 2

b = 32 bits = 4B C=64bits = 8B

example:

5 = 2/1 = 2

Log2 b = Log2 4

offset = 2

wg2 5 = wg22

set = 1

- moval, coa]
- \* convert og intobinary .

00001001

offsetbits.

\* so in al 198 is stored/moved

0		
1		
09	08	57
2	90	98
	40	65
-	OB	22

example i

6:48 C . 328 offset bils = log = 4 = 24

set bits = Log 2 8 = 3

N: 1

address = 8 bils.

B = 32/4 = 8

ragbils = address -setbils - offsetbils

5=3/1=8

= 8 -3 -2 = 3 

setbits	V	tagbits.	Tal	officer	bils	
000	`\	000	83	36	10 3F	30
001	1	000	SE EF	95	77	89
010	1	000	00	12		45
011	Ø					73
100	0					
101	0					
110						
111						
	000 001 010 011 100 101	000 1 001 1 010 1 011 01 100 0	000 1 000 001 1 000 010 1 000 011 01 100 0	000 1 000 00 001 1 000 00 010 1 000 00 011 01 100 0	000 1 000 00 12  001 0 000 00 12  011 0 0 0 0 12	000 1 000 00 12 35 011 01 00 0 00 12 35 100 0 0 00 12 35

## example.

b= 18 B= 4

offset bits = log2b = log21 = 0

C= Bxb = 4 | set bits = log2 S = log2 1 = 0

5 = B/N = 4/4 = 1 tagbits = 3 -0 -0 = 8

W	V	LRU	Tags	Dala.
	1	00 01 18 00 010	0000 0110	06
	1	100 M	00100011	2 š
	\	11 05 01 10	1011 0010	81
	1	3001	01011001	59

1 -> 01

2 -> 10

3 -> 11

4 -> 100

1) moval, COOH] = AB 00h - 000 000 00 cachemiss

2) movab, [06H] 66 - 000,001, 10 cadreniss

3) mov bl, [OBH] = 45

0B - 000010 11 cachemiss 4) mov bh, [024]

02 - 000 000 10 cachent

5 ) mov cl, (20H ] 20 -> 001 000 00 cachemiss

() mov ch, (25h] 32 \$ 001 001 01 carpenter

1. 0x06 - 00000110 carhering

2. 0 x EF - 1110 1111 carpeniss.

3.0xB2 ~ 1011 0010 carbonia.

4.0x06 -> 0000 0110 cachehit

5. 0×59 → 0101 1001 cachemiss. \* the capacity of cache is full, so now the incoming number will replace the [11] row that is the most used

6. 0×23 → 0010 0011 rachemis

set associative mapping is a combination of both the direct and associative cache associative of direct mapping conflict misses are high and his rate I stow.

distributings of associative mapping: comparision time for searching a specific block is increased, also compare the tag bits of the search block with every in etag.

## example .

b : 28

offset bils = log = 2 = 1

C = 16B

set bits : Log 2 4 : 2

B = 16/2 = 8

address = 8

5 = BIN = 812 = 4

lagbils = 8-2-1=5

ces	V	IRV	Tag bils	जीड्य ( ०	onts
00					
01					
10					
,,	1	o o	00000 HOGO	06 re	9716
,	١	arai	10010	96	97

- 1) 0xff 0 11111 11 1 cacheming
- 2) 0x96 10010 11 0 cachemiss
- 3) OxIE 00011 110 cachemics
- 4) 0x97 -0 10010 11 1 cachelist
- S) 0107 00000 11 1 carlamis

example:

b = 4B

offset bits = wgz4 = 2

C = 32B

set bils = log\_2 = 1

B = 32/4 = 8

address = 8

5 = 8/4 = 2

tagbits = 8-1-2 = 5

İ	. 1			0	ffect 6	nts	
-	V	LRU	Tagloils	00	01	10	11
est o			0.				
	1	क्ष क्ष क्ष क्ष	1100 1100 1100	12 37	3 <del>0</del>	75 36	₩ 6€-
set -	١		00110	56	въ	cD	er
	١	SO OF	00101	DE	DF	to	46
	1	0a 01	00100	3€	96	77	89

- 1) 0x3D -0 00111 1 01 carteries
- 2) 0×35 00110 1 01 cachemiss
- 3) 0x2E-0 00101 11 10 cachemiss.
- 4) 0x25-00100 1 01 cachemins
- s) 0x1p 00011 1 01 cachemiss.
- 6) 0x37 00110 1 11 cachehit

A state.

cache writes

- a. Let policy: two methods if data to already present. while twough and wellback
- 2. miss policy: wo methods if data to not present in the cache urili allocati, with around (no allocati

## write through

- · update cache as well as memory.
- · main memory aways has the most entent copy of data.
- . with is stower, every with needs a main memory access.

example -> set bils = 3, tagbits = 5, offset bits = 0, addus bits = 8, direct mapped mov [A4], 68

AU - 10100 100

- · assuming data is found so cadrehit.
- · update both cache and memory with 68

mov al, (oc)

OC -> 00001 100

- · tagloits not found so update tagloits in cache
- · update data in cache as new.

## write back

- · update cache only
- · if tagbits dm't match after updating data in cache my before uplacing cache block we will write back in main memory.

example - o mov [a4], 68

A4 - 10100 100

- . taglits match so uplace cachedata with 68
- · duly but will turn I as soon as data placed in cache.

mov AL, COC]

oc -> 00001 100

- · cadremiss, so we check disting bit
- · divigit is I, so first update Au memory with 68 them update cache with new value 1.e 99 and change tagloits.
- . Tum dulight with a.

Transitive if  $x \rightarrow y$  and  $y \rightarrow z$ , then  $x \rightarrow z$ 

1st normal form: a table should not contain any multi valued attribute.

ROUNO	Name	Course		ROUND	Name	Course
T	tab	c  C++	1NF	1	tab	cla.
2	ash	Java	-	1	tab	CH
3	noov	DBMS		2	ash	java
		501.13		3	N. D. D.V	DBMS

primary key is
composite that
means
{RollNo,Course}

and normal form: table must be in 1NF and all non-key attributes should be fully functional dependent, hence no partial dependencies.

Cara		- recree	no pai	mai depende	ncies.	:		
customer ID	StoreID	location		CustomerID	StoveID	. 3	toveI	10ca
1	1	Delhi		1	1	; -	1	Delhi
1	3	Mumbai	-	1	3		2	Bangl
2	1	Delhi	2NF	2	1		3	
3	2			3	2		3	Mumb
4		Banglore		4	3			
	3	Mumbai			1:11-	- a b	La lol 0	۸.

3td normal form table must be in 2NF and there should be no transitive dependency.

\* these are two different table as now each attribute is dependent on its candidate key for each table, because before it was dependent on part of key.

	1		because before it was actenuent in
ROLLNO	state	city	part of key.
1	punjab	monali	
2	haryana	ambala	* primary key is {ROUNO}
3	punjab	mobiali	* F01: ROUNO → State
ч	naryana	ambala	FD2: State — city (determined by non-key)
5	bihar	patna.	

	1 3NF			
RouNo	State	;	State	City
1	punjab	:	punjab	mohali
2	navyana		haryana	ambala
3	punjab		binar	patna
4	naryana			1-22-1-22-2
5	bihar			

OCNF: table should be in 3NF and every right hand side attribute of the functional dependency should depend on the super key of that table.

4NF it should be in BCNF and should not have any multi-valued dependency.

5NF: it should be in UNF and cannot be further nonvoss decomposed.

\* if an attribute is fully as well as partially dependent then also in 2NF a new table is created for partial appendency.

(worde )

hg dala in eache. Ample → mov coc],68

OC -> 00001 100

- . when memory address is on left then we will
- · check tagloils. If cachemis then bring data from main memory to cache. and update tagloils

our anind

. updali data block in memory. example -> mor [oc], 68

. check tagbils, it cademises then update value of oc in main memory only.

load (10) instruction is used for reading from cache memory.

sime (st), institution is used for writing to cache memory.

example -> b = 48

offset bits = log2b = log24 = 2

C = 16B

set bits = log\_s = log\_2 = 1

adduss = 8 bits

tag bits = 8-1-2 = 5

B=16/4 = 4

S=B/N: 4/2 = 2

\* hits - write back

\* miss - write allocate

	1	1		Dixing		Dal	a f	
ser	tagbits	1	LRU	Bits	00	01	10	11
	96911- 96919	ı	Øxo	0	ab 64	oto 11	<del>95</del> 44	
0	01 000	1	81	0	06	06	eò	<b>e</b> 5
	01160 11999	1	ØX9X g1	0	44 CM	ed of	44 or	# 0-1
1	00101	1	BYBXO	810	69-02 ad	04·02	09-02 dd	07 02 dd

OP	Address	Dala (Hex)
LD,	28	
LD	44	
ST.	52	01 01 01 01
sr	44	02 02 02 02
LD	24	
ST	60	00 00 00 00
ST	64	10 10 10 10
10	20	
ST	16	11 11 11

	28-	0 0	0011	1 0	0	cachemiss
	44 -	D D	0101	1 0	0	cachemiss.
	52 -	-p c	0110	1 (	00	cachemiss
K	44	<b>-</b> P	10100	1	00	cachellit
	24	-0	11000	0	00	catherniss.
	60	-10	00111	1	00	eachemiss.
	64	->	01000	0	00	cachemin.
	20	_	00010	,	٥٥	cachemiss.
	16	$\rightarrow$	00010	0	90	eache miss

\*main memory will be updated mee a newdota womes; and save this better updating date.

a beter unique data to cache replace in memory.

\* main memory with 02 02 02 02

offset bils : log 2 4 . 2

set bils = log 2 4 = 2

5 = 4

tag bils : 8-2-2 = 4

\* hils , write through

\* mis : will alound .

schols	tagbils	V	1	60	0.5		975
00	00 10 0001	1		00	01	10	11 47 43
10				, i			
10	0010	ı					673
11	0001	1	00	00	00	60	80

OP	Address (Bin)	Dato (dec)
Ю	00 01 11 00	
LD	00 10 10 60	
57	8D 10 01 00	3 2
LD	50 01 00 00	
57	00 11 01 00	6U2 -
LD	00 10 10 00	
rD	00 11 10 00	
ST	00 10 01 00	124
10	00 10 00 00	
LO	00 10 10 00	

cachemiss

cachemis.

- omly updated memory, cashe worn't updated, codemiss.

cachemiss

-b update memory, ca draming.

eache hit, usding so no changes.

cachehit, reading

- update memory, carboniss.

cachemiss.

- o cache hit

		-

1		
١		
١		
١		
	1	

	1	
	1	
	1	

1		
- 1		
- 1		
- 1		
١,		
١,		

7	1		
	١		
	١		
	١		
	١		

1		
1		
1		
١		
- 1		

confidence in apple of

mup of locality , tendency of a processor to access the same set of memory weathers expertitively ever a chart period of time.

1 spatial weality: if a block of data is required by the processor, then there is a possibility 2. Emporal locality. if ablack of data is used by the processor, there is a large probability that its meighbours will also be accessed by the peocessor in future.

that it will be again accessed by the processor. example -> voop winatums, repeated tunction calls.