



MEMORY FILLING

- a single box represents 1 byte.
- dw is 2 byte so 2 boxes filled, hence in 556h, -066 first stored and then 55.
- if multiple bytes have string or array, then we go from left to right, so 'abcd', 0 → 61, 62, 63, 64, B
- array stored left to right so 11h, 22h, 30h is stored in the same way.
- for array in word we need 2 bytes. so store in 4 places i.e. 50h, 60h, 70h, 80h will be stored as 0050, 0060, 0070, 0080 from left to right, but each individual element stored in little endian. i.e. 50, 00, 60, 00, 70, 00, 80, 00
- for word datatype and duplicate is used so first utilize 2 bytes i.e. for 3 DUP(55h), 56h, 57h it is an array so it will be stored as 55, 00, 55, 00, 55, 00, 56, 00, 57, 00
- for a negative number in word, take its hexa value and convert it in 2's complement, and then write it as 4-bits 2 bytes. so -22 → -16h → after 2's complement → FFEA so stored in memory will be EA, FF
- for double word take 4 bytes and representation in 8 numbers so 654321ABh will be stored as AB, 21, 43, 65
- LABEL not stored in memory.
- for array in double word or dword, each element represented in 8 numbers. so 1, 2, 3 will be stored as 00000001, 00000002, 00000003 but in little endian so order will be 01, 00, 00, 00, 02, 00, 00, 00, 03, 00, 00, 00

CACHE HIT



CACHE MISS



$$\text{miss rate} = \frac{\text{number of misses}}{\text{number of total memory access}}$$

- basic unit of data transfer between memory and cache is called cache block
- size is fixed.
- capacity: number of data bytes in cache $\rightarrow 2^n$
- block size: bytes of data brought into cache at once.
- number of block: $(B = C/b)$
- degree of associativity (N): number of blocks in a set
- number of sets $(S = B/N)$, each memory address maps to exactly one cache set.

$$\star \text{ offset bits} = \log_2 b$$

$$\star \text{ set bits} = \log_2 S$$

$$\star \text{ address} = \text{tag bits} - \text{set bits} - \text{offset bits}$$

N=1

set 0	
set 1	
set 2	
set 3	
set 4	
set 5	

N=2

set 0	
set 1	
set 2	

N=4

set 0	
set 1	

N=8

set 0	
-------	--

example:

$$b = 32 \text{ bits} = 4B$$

$$C = 64 \text{ bits} = 8B$$

$$B = 8/4 = 2$$

$$S = 2/1 = 2$$

$$\log_2 b = \log_2 4$$

$$\text{offset} = 2$$

$$\log_2 S = \log_2 2$$

$$\text{set} = 1$$

	00	01	10	11
0	57	98	65	22
1				

mov al, [09]

★ convert 09 into binary:

00001001

offset bits.

★ so in al, 98 is stored/moved

0		
1		
09	08	57
2	09	98
	0A	65
	0B	22

example 1

$$b = 4B$$

$$C = 32B$$

$$N = 1$$

$$B = 32/4 = 8$$

$$S = 8/1 = 8$$

$$\text{offset bits} = \log_2 4 = 2$$

$$\text{set bits} = \log_2 8 = 3$$

$$\text{address} = 8 \text{ bits}$$

$$\text{tag bits} = \text{address} - \text{set bits} - \text{offset bits}$$

$$= 8 - 3 - 2 = 3$$

1 1 1

set	set bits	V	tag bits	offset bits
set 0	000	1	001 000	00 01 10 11 B3 3C 3F 30 AB 12 34 CD
set 1	001	1	001 000	3E 4F 77 89 EF 56 45 CD
set 2	010	1	000	00 12 35 45
set 3	011	0		
set 4	100	0		
set 5	101	0		
set 6	110			
set 7	111			

example 2

$$b = 1B \quad B = 4$$

$$C = B \times b = 4$$

$$S = B/N = 4/4 = 1$$

$$\text{offset bits} = \log_2 b = \log_2 1 = 0$$

$$\text{set bits} = \log_2 S = \log_2 1 = 0$$

$$\text{tag bits} = 8 - 0 - 0 = 8$$

set	V	LRU	Tags	Data
	1	05 04 18 20 0F 10	0000 0110	06
	1	05 04 18 100	0010 0011 1110 1111	23 EF
	1	05 04 18 11	1011 0010	B2
	1	05 04 18 25 01	0101 1001	59

$$1 \rightarrow 01$$

$$2 \rightarrow 10$$

$$3 \rightarrow 11$$

$$4 \rightarrow 100$$

000 000 00

$$1) \text{mov al, [00H]} = AB$$

$$00H \rightarrow \underline{000} \underline{000} \underline{00} \text{ cachemiss}$$

$$2) \text{mov al, [06H]} = 45$$

$$06 \rightarrow \underline{000} \underline{001} \underline{10} \text{ cachemiss}$$

$$3) \text{mov bl, [0BH]} = 45$$

$$0B \rightarrow \underline{000} \underline{010} \underline{11} \text{ cachemiss}$$

$$4) \text{mov bl, [02H]} = 34$$

$$02 \rightarrow \underline{000} \underline{000} \underline{10} \text{ cachemiss}$$

$$5) \text{mov cl, [20H]} = B3$$

$$20 \rightarrow \underline{001} \underline{000} \underline{00} \text{ cachemiss}$$

$$6) \text{mov cl, [25H]} = 9F$$

$$25 \rightarrow \underline{001} \underline{001} \underline{01} \text{ cachemiss}$$

$$1. 0x06 \rightarrow \underline{0000} \underline{0110} \text{ cachemiss}$$

$$2. 0xEF \rightarrow \underline{1110} \underline{1111} \text{ cachemiss}$$

$$3. 0xB2 \rightarrow \underline{1011} \underline{0010} \text{ cachemiss}$$

$$4. 0x06 \rightarrow \underline{0000} \underline{0110} \text{ cachehit}$$

$$5. 0x59 \rightarrow \underline{0101} \underline{1001} \text{ cachemiss}$$

* the capacity of cache is full, so now the incoming number will replace the [11] row that is the most used

$$6. 0x23 \rightarrow \underline{0010} \underline{0011} \text{ cachemiss}$$

set associative mapping is a combination of both the direct and associative cache

disadvantage of direct mapping: conflict misses are high and hit rate is low.

disadvantage of associative mapping: comparison time for searching a specific block is increased, also compare the tag bits of the search block with every line tag.

example:

$$\begin{aligned} b &= 2B & \text{offset bits} &= \log_2 2 = 1 \\ C &= 16B & \text{set bits} &= \log_2 4 = 2 \\ B &= 16/2 = 8 & \text{address} &= 8 \\ S &= B/N = 8/2 = 4 & \text{tag bits} &= 8 - 2 - 1 = 5 \end{aligned}$$

sets	V	LRU	Tag bits	offset bits	
				0	1
00					
01					
10					
11	1	0x0x 00	20011 0000 1111	06 ff ff	07 ff ff
	1	0x01	10010	96	97

- 1) 0xFF → 1111 11 1 cachemiss
- 2) 0x96 → 10010 11 0 cachemiss
- 3) 0x1E → 00011 11 0 cachemiss
- 4) 0x97 → 10010 11 1 cachehit
- 5) 0x07 → 00000 11 1 cachemiss

example:

$$\begin{aligned} b &= 4B & \text{offset bits} &= \log_2 4 = 2 \\ C &= 32B & \text{set bits} &= \log_2 2 = 1 \\ B &= 32/4 = 8 & \text{address} &= 8 \\ S &= 8/4 = 2 & \text{tag bits} &= 8 - 1 - 2 = 5 \end{aligned}$$

	V	LRU	Tag bits	offset bits			
				00	01	10	11
set 0		00	0				
set 1	1	0x0x 0000	00111 00011	12 37	39 3F	75 3E	A6 6C
	1	0x0x 0000	00110	56	BD	CD	EF
	1	0x0x 0011	00101	DE	DF	FD	A6
	1	0x0x 10	00100	3E	9F	77	89

- 1) 0x3D → 00111 1 01 cachemiss
- 2) 0x3E → 00110 1 01 cachemiss
- 3) 0x2E → 00101 1 10 cachemiss
- 4) 0x25 → 00100 1 01 cachemiss
- 5) 0x1D → 00011 1 01 cachemiss
- 6) 0x37 → 00110 1 11 cachehit

cache writes

1. hit policy: two methods if data is already present.
write through and writeback.
2. miss policy: two methods if data is not present in the cache.
write allocate, write around / no allocate

write through

- update cache as well as memory.
- main memory always has the most current copy of data.
- write is slower, every write needs a main memory access.

example \rightarrow set bits = 3, tagbits = 5, offset bits = 0, address bits = 8, direct mapped

mov [A4], 68

A4 \rightarrow 10100 100

- assuming data is found so cache hit.
- update both cache and memory with 68

mov al, [0C]

0C \rightarrow 00001 100

- tagbits not found so update tagbits in cache
- update data in cache as well.

write back

- update cache only
- if tagbits don't match after updating data in cache only
before replacing cache block we will write back in main memory.

example \rightarrow mov [A4], 68

A4 \rightarrow 10100 100

- tagbits match so replace cache data with 68
- dirty bit will turn 1 as soon as data placed in cache.

mov AL, [0C]

0C \rightarrow 00001 100

- cachemiss, so we check dirty bit
- dirty bit is 1, so first update AL memory with 68
then update cache with new value i.e 99 and change tagbits.
- turn dirty bit with 0.

Normalization

Transitive: if $X \rightarrow Y$ and $Y \rightarrow Z$, then $X \rightarrow Z$

1st normal form: a table should not contain any multi valued attribute.

RollNo	Name	Course
1	tab	c/c++
2	ash	Java
3	noor	DBMS

1NF
→

RollNo	Name	Course
1	tab	c/c++
1	tab	c++
2	ash	java
3	noor	DBMS

∴ primary key is composite that means

{RollNo, Course}

2nd normal form: table must be in 1NF and all non-key attributes should be fully functional dependent, hence no partial dependencies.

CustomerID	StoreID	Location
1	1	Delhi
1	3	Mumbai
2	1	Delhi
3	2	Banglore
4	3	Mumbai

2NF
→

CustomerID	StoreID	StoreID	Loca.
1	1	1	Delhi
1	3	2	Bangl.
2	1	3	Mumb
3	2		
4	3		

3rd normal form: table must be in 2NF and there should be no transitive dependency.

RollNo	State	City
1	punjab	monali
2	haryana	ambala
3	punjab	monali
4	haryana	ambala
5	bihar	patna

* these are two different table as now each attribute is dependent on its candidate key for each table, because before it was dependent on part of key.

* primary key is {RollNo}

* FD1: RollNo → State

FD2: State → City (determined by non-key)

↓ 3NF

RollNo	State	State	City
1	punjab	punjab	monali
2	haryana	haryana	ambala
3	punjab	bihar	patna
4	haryana		
5	bihar		

BCNF: table should be in 3NF and every right hand side attribute of the functional dependency should depend on the super key of that table.

4NF: it should be in BCNF and should not have any multi-valued dependency.

5NF: it should be in 4NF and cannot be further nonloss decomposed.

* if an attribute is fully as well as partially dependent then also in 2NF a new table is created for partial dependency.

Allocate

ing data in cache.

ample \rightarrow mov [0c], 68

0c \rightarrow 00001 100

• when memory address is on left, then we will

• check tagbits, if cachemiss then bring data from main memory to cache and update tagbits

Write around

• update datablock in memory.

example \rightarrow mv [0c], 68

• check tagbits, if cachemiss then update value of 0c in main memory only.

load (LD) : instruction is used for reading from cache/memory.

store (ST) : instruction is used for writing to cache/memory.

example \rightarrow

b = 4B

C = 16B

address = 8 bits

B = 16/4 = 4

S = B/N = 4/2 = 2

offset bits = $\log_2 b = \log_2 4 = 2$

set bits = $\log_2 S = \log_2 2 = 1$

tag bits = $8 - 2 - 2 = 5$

* hits \rightarrow write back

* miss \rightarrow write allocate

set	tag bits	V	LRU	Dirty Bits	Data			
					00	01	10	11
0	00011 00010	1	010	0	0b 11	0b 11	0b 11	0b 11
	01000	1	01	0	0b	0b	0b	0b
1	00011 00010 00111	1	01010 01	0	11 01 dd	11 01 dd	11 01 dd	11 01 dd
	00101 00010	1	01010 010	010	01 02 dd	01 02 dd	01 02 dd	01 02 dd

Op	Address	Data (Hex)
LD	28	
LD	44	
ST	52	01 01 01 01
ST	44	02 02 02 02
LD	24	
ST	60	dd dd dd dd
ST	64	00 00 00 00
LD	20	
ST	16	11 11 11 11

28 \rightarrow 00011 1 00 cachemiss

44 \rightarrow 00101 1 00 cachemiss

52 \rightarrow 00110 1 00 cachemiss

* 44 \rightarrow 00101 1 00 cachehit

24 \rightarrow 00011 0 00 cachemiss

60 \rightarrow 00111 1 00 cachemiss

64 \rightarrow 01000 0 00 cachemiss

20 \rightarrow 00010 1 00 cachemiss

16 \rightarrow 00010 0 00 cachemiss

* main memory will be updated once a new data comes; and save this before updating data.

* before bringing data to cache replace in memory.

* first replace data in main memory with 02 02 02 02

example: $b = 4B$

$N = 1$

$S = 4$

offset bits: $\log_2 4 = 2$

set bits: $\log_2 4 = 2$

tag bits: $8 - 2 - 2 = 4$

* hits: write through

* miss: write around

set bits	tag bits	V		00	01	10	11
00	0001 0010	1					47 43
01							
10	0010	1					673
11	0001	1	00	00	00	00	86

Op	Address (Bin)	Data (dec)
LD	00 01 11 00	
LD	00 10 10 00	
ST	00 10 01 00	32
LD	00 01 00 00	
ST	00 11 01 00	642
LD	00 10 10 00	
LD	00 01 11 00	
ST	00 10 01 00	124
LD	00 10 00 00	
LD	00 10 10 00	

cachemiss

cachemiss

→ only updated memory, cache wasn't updated, cachemiss

cachemiss

→ update memory, cachemiss

cache hit, reading so no changes.

cache hit, reading

→ update memory, cachemiss

cachemiss

→ cache hit

principle of locality: tendency of a processor to access the same set of memory locations repetitively over a short period of time.

1. spatial locality: if a block of data is required by the processor, then there is a possibility that its neighbours will also be accessed by the processor in future.

2. Temporal locality: if a block of data is used by the processor, there is a large probability that it will be again accessed by the processor.

example \rightarrow vector instructions, repeated function calls.