Exact reverse-and-add of 196 on a single laptop GPU: a bit-sliced, time-blocked engine and a run to 6.04 billion iterations

taco-jpg

Independent. `github.com/taco-jpg/p196-algorithm`

9 November 2026 • Preprint (draft), not peer reviewed

Abstract

We describe an exact engine for the reverse-and-add map $N \mapsto N + \mathrm{rev}(N)$ iterated on 196, its ten-version development history, and a production run that used it. The state of an n-digit number is its $\lceil n/2 \rceil$ *pair sums* $S_j = d_j + d_{n-1-j}$, stored as five bit-planes; one step is two carry chains, each a single binary integer addition per 32 pairs, plus a local update, and both the growth of the digit count and the palindrome test come from the same carries. Because a pair of the next number depends only on its neighbours and on runs of pair sums equal to 9, a GPU thread block can advance a tile by up to 256 steps while tracking, at every step, the interval of pairs whose value is still *certified* exact; any window whose interval fails to cover the block is restored and replayed by a slow exact per-step kernel. In the last version the pair sums are held in a decimal form whose update circuits were found by SAT and genetic search over 3-input logic gates. On one 6 GB RTX 4050 laptop GPU (35–43 W) the engine took the orbit from iteration 523,226,464 (216,579,568 digits) to iteration 6,040,000,000 (2,500,134,759 digits) in 27.6 days. No iterate computed in the run is a palindrome. The run was checked by certified arithmetic, a mod-9 fingerprint of every window, a mod-9 chain between archives (202 of 202 passed), a weekly recomputation by an independent kernel (4 of 4 passed), and agreement with the published value at iteration 10^9. The note concerns computation only and makes no claim about what happens beyond the iterates computed.

Keywords: reverse-and-add, 196 problem, Lychrel numbers, bit slicing, GPU, temporal blocking, exact arithmetic.

1 Introduction

For a positive integer N let $\mathrm{rev}(N)$ denote its decimal reversal. The *reverse-and-add* map is $N \mapsto N + \mathrm{rev}(N)$. Starting from $N_0 = 196$ and setting $N_{t+1} = N_t + \mathrm{rev}(N_t)$, no palindromic N_t has ever been found, although the question of whether one exists is open. The standard way of gathering evidence is to push t as far as possible and to test every iterate; this quest goes back to at least the late 1980s [1, 2, 3]. The digit count of N_t grows by a nearly constant fraction of a digit per step (Section 8: 0.4139 digits per iteration), so the cost of one step grows linearly and the cost up to iteration T grows like T^2.

Contributions. This note describes the machinery that made a run of several billion iterations feasible on a single consumer GPU, and the run itself.

- An exact formulation of one step in terms of pair sums, in which carries become binary integer additions and the digit growth and palindrome test fall out of the same carries (Sections 2 and 3).
- A time-blocked GPU kernel in which each thread block advances a tile for many steps with no communication, justified by a *certified interval* that is tracked exactly at every step; failures are repaired by exact replay, so correctness never depends on a probabilistic argument (Section 4).

- A decimal formulation of the pair sums inside register windows, with gate networks found by SAT and genetic search (Section 5).
- The ten-version lineage of the engine, with what each version changed and what was measured (Section 6).
- A layered verification scheme suited to a GPU without ECC memory (Section 7).
- A 27.6-day production run to 2,500,134,759 digits, with its data and checkpoint hashes (Section 8).

Scope. This note is about computation only. A computation shows what happens in finitely many steps; it does not say whether a palindrome ever appears, and nothing in it is used in an argument about all times. Nothing here is formally verified.

2 One step in terms of pair sums

Let N have n digits $d_{n-1}\cdots d_0$ and let $h = \lceil n/2 \rceil$. Column j of $N+\mathrm{rev}(N)$ adds $d_j + d_{n-1-j}$. This sum is the same for columns j and $n-1-j$, so the addition is described by the *pair sums*

$$S_j = d_j + d_{n-1-j}, \qquad 0 \le j < h, \qquad 0 \le S_j \le 18, \tag{1}$$

where for odd n the middle pair is $2d_{\mathrm{mid}}$. Define the generate and propagate indicators

$$G_j = [\, S_j \ge 10 \,], \qquad P_j = [\, S_j = 9 \,]. \tag{2}$$

A pair sum of 9 propagates an incoming carry ($9 + 1 = 10$), a pair sum ≥ 10 produces a carry whatever comes in, and a pair sum ≤ 8 absorbs it.

Carries. Let a_j be the carry into low column j and b_j the carry into the mirrored high column $n-1-j$. Then

$$a_0 = 0, \qquad\qquad a_{j+1} = G_j \vee (P_j \wedge a_j), \tag{3}$$

$$b_{h-1} = \begin{cases} a_h & n \text{ even} \\ a_{h-1} & n \text{ odd} \end{cases}, \qquad\qquad b_{j-1} = G_j \vee (P_j \wedge b_j). \tag{4}$$

The first recurrence moves carries up the low half, the second moves them down the pair index in the high half, and b_{h-1} is the carry that crosses the middle. The carry out of the top column is b_{-1}; it is the *growth bit* g, and $N + \mathrm{rev}(N)$ has $n+1$ digits if and only if $g = 1$. Unwinding the recurrence shows that g is the generate bit of the first pair, counted from the outside, whose sum is not 9 (if every pair sum is 9 the carry across the middle decides).

The next state. If $g = 0$ the new pair sums are

$$S'_j = 2S_j + a_j + b_j - 10\,(a_{j+1} + b_{j-1}). \tag{5}$$

If $g = 1$ the number gains a digit. The low digit of new pair j is $\mathrm{lo}_j = S_j + a_j - 10a_{j+1}$, the high digit is the high digit of old pair $j-1$, $\mathrm{hi}_{j-1} = S_{j-1} + b_{j-1} - 10b_{j-2}$, with $\mathrm{hi}_{-1} = 1$ the new leading digit, and

$$S'_j = \mathrm{lo}_j + \mathrm{hi}_{j-1}. \tag{6}$$

(For even n the new middle pair is $2\,\mathrm{hi}_{h-1}$.) These formulas are those of the reference implementation and were checked against schoolbook big-number arithmetic.




Figure 1: Folding. Digits d_j and d_{n-1-j} are added in the same two columns of $N + \mathrm{rev}(N)$, so $N + \mathrm{rev}(N)$ is described by the $h = \lceil n/2 \rceil$ pair sums S_j. Carries a_j run up the low half (right to left in the written number, pair index increasing) and carries b_j run through the high half towards the outside (pair index decreasing).

Palindrome test. N_{t+1} is a palindrome iff its low digit j equals its high digit j for every j. In terms of the same quantities: if $g = 0$ this is $a_j = b_j$ for all j (the difference of the two digits is $(a_j - b_j) - 10(a_{j+1} - b_{j-1})$, which can vanish only if both brackets do); if $g = 1$ it is $\mathrm{lo}_j = \mathrm{hi}_{j-1}$ for all j. The test costs one XOR per word, and each iterate is tested exactly once, in the step that produces it.

Digit sums. $\mathrm{rev}(x)$ has the digit sum of x, hence

$$x + \mathrm{rev}(x) \equiv 2x \pmod 9 \quad \text{for every } x, \tag{7}$$

which is used for checking in Section 7.

A worked step. Take $N = 1675$ ($n = 4$, $h = 2$): $S_0 = 5 + 1 = 6$ and $S_1 = 7 + 6 = 13$, so $G = (0, 1)$ and $P = (0, 0)$. Then $a_0 = 0$, $a_1 = 0$, $a_2 = 1$, $b_1 = a_2 = 1$, $b_0 = G_1 = 1$, and $g = b_{-1} = G_0 \vee (P_0 \wedge b_0) = 0$, so there is no growth. By (5), $S'_0 = 12+0+1-10(0+0) = 13$ and $S'_1 = 26 + 0 + 1 - 10(1 + 1) = 7$. Directly, $1675 + 5761 = 7436$ and $7 + 6 = 13$, $4 + 3 = 7$. □

3 Bit-sliced state

The state is the h pair sums, five bits each, stored as five bit-planes of 32-bit words: word k of plane q holds bit q of $S_{32k}, \ldots, S_{32k+31}$. At 2.5×10^9 digits this is $5 \times 1.25 \times 10^9$ bits, 0.78 GB. The GPU memory in use at 2.47×10^9 digits was 2.38 GiB, consistent with three copies of the state (current, next, and a backup for replay) plus working space; this is why a 6 GB card suffices.

Carries as integer additions. For one word put $X = G \vee P$ (carry-capable pairs). Since P and G are disjoint, $X_j \wedge G_j = G_j$ and $X_j \oplus G_j = P_j$. The carry out of bit j of the integer addition $X + G + c_{\mathrm{in}}$ is the majority of X_j, G_j and the carry into bit j, i.e. $G_j \vee (P_j \wedge c_j)$, which is exactly the recurrence of Section 2. So the 32 carries into a word are

$$a = (X + G + c_{\mathrm{in}}) \oplus X \oplus G, \tag{8}$$

and the carry out of the word is the carry out of that addition. The high chain is the same addition on bit-reversed words. Algorithm 1 gives the whole word-level computation.

Carries between words are resolved by scanning for the nearest word that is not "all propagate" (all 32 pairs equal to 9, probability about 10^{-32} per word on digit data that look random), so the arithmetic is exact with no cutoff.

Algorithm 1 Carries of one 32-pair word (low chain; the high chain is the same on bit-reversed planes).

Require: planes $S^{(4)}, \dots, S^{(0)}$ of the word, carry-in $c_{\text{in}} \in \{0, 1\}$

$G \leftarrow S^{(4)} \vee \big(S^{(3)} \wedge (S^{(2)} \vee S^{(1)})\big)$ ▷ $S \geq 10$

$P \leftarrow \neg S^{(4)} \wedge S^{(3)} \wedge \neg S^{(2)} \wedge \neg S^{(1)} \wedge S^{(0)}$ ▷ $S = 9$

$X \leftarrow G \vee P$

$s \leftarrow X + G + c_{\text{in}}$ ▷ one 33-bit integer addition

$a \leftarrow s \oplus X \oplus G$ ▷ carry *into* each of the 32 pairs

$c_{\text{out}} \leftarrow$ carry out of the addition

return a, c_{out}




Figure 2: A register window (owned width not to scale). The certified interval (red) shrinks by about 1.1 pairs per step at each edge; the window is accepted only if, after its last step, it still covers every pair the warp owns (grey); the halo of 128 pairs on each side absorbs the shrinkage. Otherwise the window is restored from its backup and replayed by the exact per-step kernel.

4 Time blocking with certified windows

A step touches every word, so a naive GPU implementation streams the whole state from memory each step. The engine instead lets each thread block keep a *tile* of the state on chip and advance it by many steps. The idea is that of temporal blocking with redundant "ghost-zone" computation in stencil codes [4, 5]; here the dependence is data-dependent (carry chains), so the extent of the valid region is tracked at run time rather than fixed in advance.

Locality and the certified interval. Pair j of the next state depends on pairs $j-1, j, j+1$ and, through a carry chain, on the run of 9-pairs next to them. Suppose the values on pairs $[L, R)$ of a tile are exact and nothing is known outside. After one step the values are exact on $[L', R')$ with

$$\begin{aligned} L' &= (\text{first pair} \geq L \text{ whose sum is not } 9) + 1, \\ R' &= (\text{last pair} < R \text{ whose sum is not } 9) + g, \end{aligned} \tag{9}$$

because the carry past a non-9 pair no longer depends on the unknown side. (At the outer end of the number $L = 0$ stays 0; in the middle the interval is anchored by the carry across the centre.) For digit data that look random a pair sum is 9 with probability 0.1, so each edge moves about 1.1 pairs per step; 64 steps move an edge by about 71 pairs (Figure 2). The interval is tracked at every step. No approximation or probabilistic argument is involved: long carry chains cost replays, never correctness.

Growth tape. The growth bit of each step depends only on the outermost pairs. Before every launch of K steps, a small kernel runs the prefix of the number alone and writes $g_0, \ldots, g_{K-1}$, certified by the same interval rule, so thread blocks never wait for each other during the launch. Production used $K = 256$.

Three nested units and exact replay. A *launch* is $K = 256$ steps on a tile. Inside a launch each block (version v8 and later) works in *register windows* of up to 64 steps: it loads its pairs plus a halo of unverified pairs, runs the window alone, and at the end compares the certified interval with the pairs it owns. The driver groups launches into *verification windows* of 8,192 steps. If in a verification window any owned pair is not certified, any palindrome flag is raised, or the fingerprint of Section 7 fails, the window is restored from its backup and replayed by the slow, exact per-step kernel (v4), which resolves every carry by full scans. Production recorded two such replays in 5,518 chunks of 10^6 steps; neither was a fingerprint mismatch. Results are therefore bit-identical to the schoolbook computation whether or not a window is replayed.

Warp windows (v9). The 32 lanes of a warp share a register window and pass the carries that cross lane boundaries with warp shuffles, which run on a different unit from the integer ALU: 32 groups of four words are loaded and 30 kept, instead of recomputing a halo word per thread.

5 Decimal pair sums in registers (v10)

In v9 each step converted pair sums to carries with a 5-plane addition and subtraction. In v10 a window keeps each pair sum as $S = D + 10G$, with $D = S \bmod 10$ in four binary-coded-decimal planes and $G = [\, S \geq 10 \,]$ in one. Then G and $P = [\, D = 9 \,]$ are exactly the carry generate and propagate planes, and the new pair sum depends only on the carries into the pair:

- no growth: $D' = (2D + c) \bmod 10$ with $c = a_j + b_j$, and $G' = [\, D + (a_j \wedge b_j) \geq 5 \,] \wedge \neg\big(P \wedge (a_j \vee b_j)\big)$;
- growth: a BCD addition $D_j + a_j + \mathrm{hi}_{j-1}$ whose high digit is produced in excess-6 form, so the decimal carry is the binary carry out of bit 3.

The gate networks (3-input LOP3 gates [8], one instruction each) were found by exact SAT synthesis [6] for single outputs and by Cartesian genetic programming [7] for multi-output functions, and checked exhaustively (5,246,400 cases). A word's no-growth update costs 10 gates (v9: about 29). The static instruction counts of the step loop (compiler output, not measured) fall from about 220 ALU-pipe instructions per lane-step in v9 to about 96 in v10. Conversion between binary planes and (D, G) happens only when a window is loaded or stored, so tiles, checkpoints and the other kernels are unchanged.

6 Engine lineage, v1 to v10

The engine was developed in ten numbered generations, with several intermediate variants (v5 diag, v6s, v6r, v6r2, v6r3, v7r, v8b). Every release keeps the same command line, checkpoint format and result: from v4 on the output of each version is byte-identical to the previous one, which, from v6 on, was enforced by a differential test before it could replace it. For scale, the README of the record code by R. Dolbeau (schoolbook addition over MPI) quotes one status line of 296 steps per second at 261.7 million digits, machine not stated; the production engine measured 4,893 steps per second at 256 million digits (v6r3,

Table 2), about 16×, but the two machines are not comparable. Table 1 lists what each generation changed and the evidence in its release notes; Section 8 gives the production measurements for the five versions that actually ran the orbit. Two caveats: the per-version figures in Table 1 were measured by different people at different times on different inputs (noted per row), and several speed estimates in the release notes were made before a GPU run and turned out too optimistic; the notes themselves say so.

Table 1: The ten generations of the engine. "Prod." marks versions that ran the production orbit (Table 2). All figures are from the release notes of the version named, except the production figures.

Version	What changed	Evidence / outcome
v1, v2	Early prototypes before the archived release series.	Not described or used here.
v3	First archived release. Folded pair sums S_j with exact carries computed by each thread scanning the input prefix for the nearest non-9 pair (no truncation). CUDA graphs of 32 steps per submission, GPU palindrome flag, resumable decimal checkpoints, chunked driver. A Metal version is kept for comparison.	20 000 steps on 2,046,548 digits: 0.83 s CUDA vs. 1.21 s Metal on an RTX 4050 and an M1 Max (as reported). Device time of this kernel in the v4 comparison: 38.5 μs per step. CPU: 4.8 ms per step at that size.
v4	**Bit slicing.** Five bit-planes, carries as integer additions (Section 3), growth and palindrome from the same carries; one 32-bit instruction handles 32 pairs. Also the exact per-step kernel used ever after for replay.	GPU time for the same 20 000 steps: 0.082 s vs. 0.770 s for the v3 kernel (4.1 μs per step, 9.4×); process start-up dominated the wall time (0.745 s). CPU emulation: 14× less work per step.
v5	**Time blocking.** Tiles in shared memory advanced K steps per launch; certified interval; growth bits from a prefix tile in every block; failure repaired by v4 replay of the verification window. *Run mode*: one persistent process, background checkpoint writer, `latest.json`, newest-3 retention.	About 1.0× v4 per step in the benchmark, adopted for run mode and time blocking; the production engine before v6r2. Exactness suite (small numbers, adversarial 9-runs, delayed palindromes at 24, 55 and 261 steps) and a soundness checker with zero violations on the CPU emulator.
v5 diag, v6, v6s	v6: "lean" time-blocked kernel. v5 diag: phase profiler (track / work / barrier cycles per step). v6s: v6 with a compiler defect fixed (rare-path functions took arrays by reference and forced a 168-byte local-memory frame on the hot path).	v6 was *slower* than v5 (0.95×): 28M digits 55.0 vs. 52.3 μs per step; 2.05M digits 5.54 vs. 4.04 μs per step; kept v5. The profile then showed warp 0 (growth bit, tracking) on the critical path.
v6r, v6r2	Rebalanced roles; v6r2: one inlined copy of the fast path, growth bit kept in registers.	v6r: 1.48× over v5 at 28M digits. v6r2: 1.10× (61.9 vs. 68.3 μs per step at 55M digits). **v6r2 (Prod.)** starts the run.
v6r3	Nsight Compute profile (DRAM 1.8% and L2 0.7% busy: not memory bound; 51% of scheduler cycles had no ready warp; per-step barrier the top stall; the card pinned at its 35 W cap at about 1.9 GHz). Tile geometry in registers, growth bit through the barrier, palindrome vote off the barrier, wider tiles (860 words).	**v6r3 (Prod.)**: +19.9% sustained over v6r2 (+23.1% in the short A/B). Byte-identical to v6r2 (120/120 differential). A third resident block per SM was tried and lost 8.7% (register spills; clock fell from about 1.75 to 1.48 GHz under the power cap).

Version	What changed	Evidence / outcome
v7, v7r	**Transposed tiles**: word u, bit k holds pair $P_0 + k\,W_t + u$, so each lane owns a contiguous run and the carry chains run along the word index with one 3-input logic op per word, with no 64-bit adds and no bit reversal. v7r keeps this at four words per thread with halo lanes and register trackers.	v7: about 2× fewer instructions per word, but half the resident warps per SM (IPC 0.7 vs. 2.7): measured 0.69×, not adopted. v7r: 0.96× sustained (196.9 vs. 188.9 μs per step); not adopted.
v8	**Control tape and register micro-windows** (idea from an external review): a separate kernel writes the growth bits for a launch; each thread runs 8 steps on its own group plus a halo with no barrier or shared memory, certified per thread. Barriers per 128-step launch fall from 128 to 16; arithmetic rises 1.5× because of the halo.	**v8 (Prod.)**: +23.5% sustained over v6r3 (210.6 to 170.5 μs per step, 100 000 steps near iteration 6.6×10^8); +25.6% in the A/B at tile 1000. Window of 4 steps: +7.3%; of 16: three replays and −84.6% (the halo margin goes stale), hence 8.
v8b	64-bit digit counts (the 32-bit count would have stopped the run at 2.147×10^9 digits; pair indices stay 32-bit, limit about 4.29×10^9 digits), 288 threads, any window length, optional base-5 window arithmetic, tools: ISF writer, mod-9 checker, weekly cross-check.	Production engine label was never `v8b`: v9 contained the same changes and replaced v8 before the limit mattered.
v9	**Warp windows** (Section 4): 30 of 32 lanes kept per warp, 128-pair halo, 64-bit carry chains on the ALU, shuffles for lane-edge carries, 4 barriers per 128-step launch, optional pipe balancing (shifts as multiply-adds), *per-window mod-9 fingerprint*.	**v9 (Prod.)**. Static ALU instructions per lane-step about 225 vs. about 384 for v8b.
v10	**Decimal pair sums** (Section 5): BCD digit planes plus carry-generate plane; 10-gate update; windows of 64 steps; cheaper tracker and palindrome bookkeeping; slow per-step tiles scheduled first in each launch.	**v10 (Prod.)** from iteration 2.49×10^9; 1.7× v9, size-normalised (Table 3).

What the lineage shows. The first order-of-magnitude gain came from the representation (v3→v4: bit slicing, 9.4× on the GPU), the next from avoiding memory traffic and launch overhead with exactly tracked time blocking (v5). After that, profiling drove the changes: v6 was slower than v5 until a profile exposed a compiler artefact, v7 halved the instruction count and still lost because it halved the warps, and the largest later gains (v9, v10) came from removing redundant halo computation and then shrinking the logic of the step itself. The profile-before-guess habit was the main lesson. Written predictions made before the GPU runs were wrong more often than not: v6r "up to 2×" (measured 1.48×), v6r2 1.3–1.5× (1.10×), v7 1.2–1.6× (0.69×), v7r 1.2–1.5× (0.96×), v8 +60–80% from the external review (+23.5%); only v6r3 was underestimated. Two further findings shaped the later designs. First, the laptop firmware holds the GPU at 35 W (the software power cap was active 99.8% of the time; `nvidia-smi -pl` was refused and Dynamic Boost is disabled by the BIOS), so every speed-up is paid for in energy per step: filling idle cycles lowers the clock, and v8's 1.5× extra arithmetic consumed much of the waiting it removed. Second, correctness bugs were caught before any GPU run by the emulator tests: an early v7 draft read another thread's growth bit and gave 12 wrong results out of 78 with no replay, which is why growth-bit edge cases are part of every gate.

7 Checking a long run on hardware without ECC

The card has no ECC memory, so a flipped bit is a real possibility over weeks. The run uses five independent layers.

1. **Exactness by construction.** Certification and exact replay (Section 4). A CPU emulator compiles the very same kernel headers, so its gate (every certified block recomputed through the exact path; stress tests with planted 9-runs; growth edge cases; a differential v9-versus-v10 test of 120 inputs; the 2-million-digit checkpoint advanced by 2,000 steps in every configuration, equal to the schoolbook reference) tests the arithmetic that runs on the GPU. From v9 on, the emulator executes the 32 lanes of a warp as cooperating fibers, so shuffles and votes are exercised too.
2. **Mod-9 fingerprint of every window.** With $E_t = x_{t+1} \bmod 9$ computed from the pair sums as $2\sum_j S_j - [\,n \text{ odd}\,]\,S_{\text{mid}} \pmod 9$, identity (7) requires $E_{t+m} \equiv 2^m E_t \pmod 9$. A single flipped bit in a state plane changes the digit sum by $\pm 2^{q+1}$ (or $\pm 2^q$ for the middle pair of an odd number), never a multiple of 9, and later steps only multiply the discrepancy by powers of 2, so any single flipped state bit is detected. A mismatch after a time-blocked window triggers the exact replay; a mismatch after the per-step kernel stops the run. Over the run no fingerprint replay occurred.
3. **Archive chain.** Every 25×10^6 iterations the checkpoint is compressed, read back and its digit SHA-256 compared, and the mod-9 identity between consecutive archives is checked on the digit strings themselves: 202 of 202 passed (iterations 975,226,464 to 6,025,000,000). The three checkpoints kept at the end (iterations 6,038,000,000, 6,039,000,000, 6,040,000,000) also satisfy the identity pairwise (digit sums $1, 7, 4 \bmod 9$; each step of 10^6 iterations multiplies by $2^{10^6} \equiv 7$).
4. **Weekly independent recomputation.** Once a week (four times) 10^6 steps were recomputed from a saved production checkpoint with the per-step reference kernel (a different code path, 3.8–8.8 ms per step against 0.3–0.7 ms for production); the result had to equal the production checkpoint byte for byte. 4 of 4 passed (from iterations 2,083,000,000, 3,594,000,000, 4,895,000,000, 5,922,000,000).
5. **External reference.** At iteration 10^9 the digit count (413,930,770) and the 25 leading digits (`39324724533260715787392240`) equal the published values [2]; the checkpoint was also converted to the ISF format used by that site (CRC-16 header, 70 digits per line).

8 The production run

8.1 Setup

- Hardware: one NVIDIA GeForce RTX 4050 Laptop GPU (Ada, `sm_89`, 20 SMs, 6 GB, no ECC) with a 13th-generation Core i7 host and 30 GB of RAM. The card was held at about 35 W by the firmware early in the run (Section 6); from iteration about 3.70×10^9 it ran at about 43 W (see below).
- Final configuration: v10, 512 threads per block, 64-step register windows, $K = 256$, tile 1892 words (60,544 pairs), verification windows of 8,192 steps, checkpoint every 10^6 iterations, three live checkpoints kept. A supervisor restarts the engine from the newest checkpoint and records one observation per checkpoint.
- Start: a checkpoint at iteration 523,226,464 (216,579,568 digits) from an earlier engine generation. This note does not rely on its provenance beyond the agreement at iteration 10^9 (Section 7). Start 2026-10-12 21:05 UTC; stop 2026-11-09 10:39 UTC.

Table 2: Engines that ran the production orbit.

Engine	Iterations (10^6)	Digits (10^6)	Chunks	Median steps/s	Median digit-steps/s (10^{12})
v6r2	523.2–618.2	216.6–255.9	89	4,636	1.09
v6r3	619.2–669.2	256.3–277.0	48	4,893	1.30
v8	670.2–980.2	277.4–405.7	308	4,769	1.62
v9	981.2–2489	406.2–1030.3	1492	2,851	2.04
v10	2490–6040	1030.7–2500.1	3513	2,219	3.82

Table 3: Speed before and after each engine switch: median digit-steps per second (10^{12}) over the 40 chunks on each side. These are consecutive stretches of the same run, not controlled A/B tests; the digit count grows by 2–7% across each boundary, and the card was in its early 35 W state on both sides of every switch.

Switch	Before	After	Ratio
v6r2→v6r3	1.09	1.30	1.20
v6r3→v8	1.30	1.63	1.25
v8→v9	1.58	2.04	1.29
v9→v10	1.99	3.45	1.73

8.2 Engines in production

The engine was upgraded in place at checkpoint boundaries while the run continued; the results of each generation were required to be identical to the previous one. Medians are over chunks in which the board drew more than 30 W (this excludes chunks that overlapped a pause). *Digit-steps per second* is the product of steps per second and the digit count; since the work per step is proportional to n, it is the size-independent measure of engine speed.

The v9→v10 ratio of 1.7 (1.68 with 160 chunks on each side) lies in the 1.4–1.9 range predicted from the instruction counts of Section 5.

8.3 Throughput and growth

Figure 3(a) shows steps per second falling as the number grows (the work per step is proportional to n); panel (b) shows that, normalised by size, each engine is flat and each switch is a step up. Within v10, panel (b) shows one further step of about 13% near iteration 3.70×10^9. The engine did not change there. The logged median SM clock changes from 1,708 MHz (iterations 2.49–3.69 $\times 10^9$) to 1,929 MHz (from 3.72×10^9), board power from 35.0 to 43.3 W and temperature from 69 to 82 °C; the v6r3 profile had recorded the card pinned at its 35 W software cap. The cause of the change of state is outside the engine and was not investigated.

Over the whole run the digit count grew by 0.41393 digits per iteration; the last chunk before the stop added 413,593 digits for 10^6 iterations. At 2.5×10^9 digits one step takes 648 μs, about 3.8×10^{12} digit-steps per second. In total the run performed about 3.7×10^{18} pair updates (about $0.1035\,(T^2 - T_0^2)$ with $T = 6.04 \times 10^9$ and $T_0 = 523\,226\,464$).

8.4 Checkpoint hashes

The file `paper/data/milestones.csv` of the repository lists the digit count and the SHA-256 of the digit string (no header, no newline) of the checkpoint at every multiple of 5×10^8 iterations from 10^9 to 5.5×10^9, and of the final checkpoint; `paper/data/throughput.csv` gives the per-chunk data behind Figures 3 and 4. For example, at iteration 10^9: 413,930,770 dig-




Figure 3: Per-chunk throughput over the run (chunks with board power above 30 W), coloured by engine. (a) Steps per second. (b) Digit-steps per second (10^{12}). The dotted line marks the change of GPU clock and power state near iteration 3.70×10^9.




Figure 4: Digit count of the iterates. (a) Digits against iteration. (b) Digits gained per iteration, one point per chunk of 10^6 iterations; the dashed line is the run average, 0.41393 digits per iteration (standard deviation of the chunk values 2.5×10^{-4}).

its, SHA-256 `e2418907e5be1f4b3b74a11d904f3e7b069022d0cbd6cdefc1cefc890c822365`. The digit files (2–3 GB each) are not stored in the repository.

8.5 Result

The run stopped on request at the first checkpoint with at least 2.5×10^9 digits: iteration 6,040,000,000, with 2,500,134,759 digits, on 2026-11-09 at 10:39 UTC, 27.6 days after the start. The leading 25 digits are `1712328959881746707154772`, the trailing 25 digits are `5187460706747189948933117`, and the SHA-256 of the digit string is

`256b41db46da72891caae69cf51fd9c52a2e5cbe3a6ad804ebd8de0d55b177a9`.

The number is not a palindrome. No window needed a fingerprint replay, two windows needed a certification replay, and all archive, weekly and external checks of Section 7 passed. This is the end of a finite computation: it says nothing about iterations beyond 6,040,000,000.

Table 4: Throughput at selected iterations (one chunk each).

Iteration	Digits	Steps/s	μs per step
2,490,000,000	1,030,678,354	3,349	297
3,000,000,000	1,241,792,914	2,758	361
4,000,000,000	1,655,710,949	2,370	420
5,000,000,000	2,069,641,916	1,871	532
5,977,000,000	2,474,055,055	1,512	658
6,040,000,000	2,500,134,759	1,535	648

9 Limits and costs

- Pair indices are 32-bit, so the engine handles $n < 4.29 \times 10^9$ digits. Three state copies at that size take about 4 GB, within the 6 GB of the card.
- Time per step grows linearly with n. Reaching 4×10^9 digits needs iteration $\approx 9.7\times10^9$; extrapolating the measured 3.8×10^{12} digit-steps per second, that is about five to six more weeks on this card (an extrapolation, not a measurement).
- The fingerprint catches any single flip per window, not every multi-bit corruption; the weekly recomputation and the archive chain are the backstop. Neither of them can prove the absence of an error that cancelled in all of them.
- Everything above concerns the finitely many iterates computed.

10 Reproducing

The sources of every generation are in the `calculation/` directory of the repository (one archive per release; v10 is `lychrel196_v10.zip`). A run from the checkpoint shipped in the archive:

```
unzip calculation/lychrel196_v10.zip && cd lychrel196_v10
nvcc -O3 -std=c++17 -arch=sm_89 cuda196_v10.cu -o cuda196_v10
./cuda196_v10 run checkpoint_4942464.txt 4942464 out \
    --chunk=1000000 --keep=3 --K=256 --tile=1892
cc -O2 tools/mod9.c -o mod9 && ./mod9 A.txt IT_A B.txt IT_B
./bench_v10.sh gate     # CPU-emulator gate and GPU exactness suites
```

`tools/ref.c` is the schoolbook reference, `tools/crosscheck.sh` the weekly independent recomputation, `tools/isf.c` the ISF writer, and `synth/` reproduces the gate networks.

Acknowledgements

The text and figures of this note were prepared with the assistance of an AI model (Claude, Anthropic); the author is responsible for its content.

References

[1] J. Walker, *Three Years of Computing: Final Report on the 196 Palindrome Quest*, 1990 (Fourmilab).

[2] p196.org: the 196 palindrome quest, history and records (record at iteration 10^9, 413,930,770 digits, news page dated 2011-12-27).

[3] OEIS A006960: "Reverse and Add! trajectory of 196".

[4] M. Frigo and V. Strumpen, Cache oblivious stencil computations, in *Proc. 19th ACM Int. Conf. on Supercomputing (ICS)*, 2005, pp. 361–366.

[5] J. Meng and K. Skadron, Performance modeling and automatic ghost zone optimization for iterative stencil loops on GPUs, in *Proc. 23rd Int. Conf. on Supercomputing (ICS)*, 2009, pp. 256–265.

[6] A. Kojevnikov, A. S. Kulikov and G. Yaroslavtsev, Finding efficient circuits using SAT-solvers, in *SAT 2009*, LNCS 5584, 2009, pp. 32–44.

[7] J. F. Miller and P. Thomson, Cartesian genetic programming, in *EuroGP 2000*, LNCS 1802, 2000, pp. 121–132.

[8] NVIDIA, *Parallel Thread Execution ISA*, instruction `lop3`.