

Unit :- 04

-:- Memory :-

Page Replacement Algorithm

7 0 1 2 0 3 0 4 2 3 0 3 2 1 2 0 1 7 0 1

FIFO	7	7	2	2	2	2	4	4	4	0	0	0	0	0	0	7	7	7
	7	7	2	2	2	2	4	4	4	0	0	0	0	0	0	7	7	0
	0	0	0	3	3	3	3	2	2	2	2	2	2	2	2	2	2	1
	1	1	1	1	0	0	0	3	3	3	3	3	3	2	2	2	2	1

(H)

(H)

(H)

Page hit = 5

$$\text{Page fault} = 20 - 5 \\ = 15$$

LRU

7	0	1	2	0	3	0	4	2	3	0	3	2	1	2	0	1	7	0	1
7	7	7	2	2	2	2	4	4	4	0	0	0	1	1	1	1	1	1	1
0	0	0	0	0	0	0	0	3	3	3	3	3	3	0	0	0	0	0	0
1	1	1	3	3	3	3	2	2	2	2	2	2	2	2	2	7	7	7	7

(H)

(H)

Page hit = 8

$$\text{Page fault} = 20 - 8 \\ = 12$$

Optimal

7	0	1	2	0	3	0	4	2	3	0	3	2	1	2	0	1	7	0	1
7	7	7	2	2	2	2	2	2	2	2	2	2	2	2	2	2	7	7	7
0	0	0	0	0	4	4	4	0	0	0	0	0	0	0	0	0	0	0	0
1	1	1	3	3	3	3	3	3	3	3	3	3	1	1	1	1	1	1	1

(H)

(H) (H)

(H) (H)

(H) (H) (H)

(H) (H)

Page hit = 11

$$\text{fault} = 20 - 11 = 9$$

② 1 2 3 4 5 5 3 4 1 6 7 8 7 8 9 7 8 9 5 4 5 4 2

FIFO	1	1	1	5	5	5	5	5	5	5	5	8	8	8	8	8	8	8	8	2
	2	2	2	2	2	2	1	1	1	1	1	9	9	9	9	9	9	9	9	9
	3	3	3	3	3	3	3	6	6	6	6	6	6	6	6	6	5	5	5	5
	4	4	4	4	4	4	4	7	7	7	7	7	7	7	7	7	7	4	4	4
				(H)	(H)	(H)		(H)	(H)	(H)	(H)	(H)		(H)	(H)		(H)	(H)		

$$\text{Page hit} = 10$$

$$\begin{aligned}\text{Page fault} &= 23 - 10 \\ &= 13\end{aligned}$$

LRU	1	2	3	4	5	5	3	4	1	6	7	8	7	8	9	7	8	9	5	4	5	4	2	
	1	1	1	1	5	5	5	5	5	6	6	6	6	6	6	6	6	6	5	5	5	5	5	
	2	2	2	2	2	2	2	1	1	1	1	1	1	9	9	9	9	9	9	9	9	9	9	9
	3	3	3	3	3	3	3	3	3	7	7	7	7	7	7	7	7	7	7	7	4	4	4	4
	4	4	4	4	4	4	4	4	4	8	8	8	8	8	8	8	8	8	8	8	8	8	8	2
				(H)	(H)	(H)				(H)		(H)	(H)				(H)	(H)						

$$\text{Page hit} = 8$$

$$\begin{aligned}\text{Page fault} &= 23 - 8 \\ &= 15\end{aligned}$$

Optimal	1	2	3	4	5	5	3	4	1	6	7	8	7	8	9	7	8	9	5	4	5	4	2
	1	1	1	1	1	1	1	1	1	7	7	7	7	7	7	7	7	7	4	4	4	4	4
	2	2	2	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5
	3	3	3	3	3	3	3	6	6	8	8	8	8	8	8	8	8	8	8	8	8	8	2
	4	4	4	4	4	4	4	4	4	4	4	4	4	4	9	9	9	9	9	9	9	9	9
				(H)	(H)	(H)	(H)			(H)		(H)	(H)	(H)	(H)		(H)	(H)					

$$\text{Page Hit} = 12$$

$$\begin{aligned}\text{Page fault} &= 23 - 12 \\ &= 11\end{aligned}$$

③ 1 2 3 4 2 1 5 6 2 1 2 3 7 6 3 2 1 2 3 6

FIFO	1	1	1	4	4	4	6	6	6	3	3	3	3	2	2	2	2	6
	2	2	2	2	1	1	2	2	2	2	7	7	7	7	1	1	1	1
	3	3	3	3	5	5	5	1	1	1	1	6	6	6	6	6	3	3

(H)

(H)

(H)

(H)

no. of hits = 4

$$\text{page faults} = 20 - 4 \\ = 16$$

LRU 1 2 3 4 2 1 5 6 2 1 2 3 7 6 3 2 1 2 3 6

	1	1	1	4	4	4	5	5	5	1	1	1	7	7	7	2	2	2	2
	2	2	2	2	2	6	6	6	6	3	3	3	3	3	3	3	3	3	3
	3	3	3	1	1	1	2	2	2	2	2	2	6	6	6	1	1	1	6
				(H)						(H)			(H)		(H)				

no. of hits = 5

$$\text{page faults} = 20 - 5 \\ = 5$$

optimal 1 2 3 4 2 1 5 6 2 1 2 3 7 6 3 2 1 2 3 6

	1	1	1	1	1	1	1	1	1	1	1	1	3	3	3	3	3	3	3
	2	2	2	2	2	2	2	2	2	2	2	2	2	7	7	7	2	2	2
	3	4	4	4	5	6	6	6	6	6	6	6	6	6	6	7	1	1	6

(H) (H)

(H) (H) (H)

(H) (H)

(H) (H)


no. of hits = 9

$$\text{page faults} = 20 - 9 \\ = 11$$


Memory :- It is an electronic circuit that allow data to be stored and retrieve when required.

Memory unit that communicate directly with the CPU is known as main memory.

The storage device that provides backup storage is known as auxiliary memory. Memories are made up with register, each register holds 1 store 1-bit data. Each location in memory is identified by its address. The total no. of bits that a memory can store is its capacity.



Memory Hierarchy




As moving down in the hierarchy, following occurs-

1. Increasing capacity
2. Increasing access time
3. Decreasing cost per bit


Thus, we can say that memory devices at lower level is faster to access smaller in size as compared to higher level.

Cache Memory:- It is defined as a very high speed memory used in computer system to compensate the speed difference b/w the main memory access time.


A very high speed memory is cache memory is used to increase the speed of processing by making current program and data available to CPU at rapid rate.



It is also possible to place a smaller cache b/w cache memory and processor. This new cache resides in processor.



L1 is faster cache because it resides in a processor and smaller in size. Another cache system is the split cache that required two cache memories. In this cache, a processor will use one cache to store code and another one store data.



Split Cache Organization

When the CPU needs to access memory, the cache is examined first if the word is found in cache is known as cache hit, if it is not available in cache then the desired memory blocks is copied in cache memory then it is used. this condition referred as cache Miss.

The percentage of accesses where the processor finds the code or data word it needs, in the cache memory is called Hit Rate or Hit Ratio.

$$\boxed{\text{Hit Rate} = \frac{\text{No. of hit}}{\text{Total No. of Cycle}} * 100}$$

Ques. The application program in a computer system with cache uses 400 instructions acquisition cycle from cache memory and 100 from main memory. what is the hit rate? If the cache memory operates with zero wait state and the main memory bus cycle use three wait state what is the avg. no. of wait states during the program execution?

Sol:

$$\text{no. of hits} = 400$$

$$\text{total no. of cycle} = 400 + 100$$

$$\text{Hitrate} = \frac{400}{400+100} * 100$$

$$= \frac{400}{500} * 100$$

$$\boxed{\text{Hit Rate} = 80\%}$$

$$\text{Total no. of wait state} = 400 * 0 + 100 * 3 = 300$$

$$\begin{aligned}\text{Avg. wait state} &= \frac{\text{Total no. of wait}}{\text{Total no. of cycle}} \\ &= \frac{300}{500} \\ &= 0.6\end{aligned}$$

There are various design issues in cache memory such as cache size, mapping techniques, block size, replacement algorithm and no. of words per block.

Mapping Techniques in Cache


Mapping process is a method of transferring information from main memory to cache memory. There are three mapping processes:

1. Associative mapping process/
Content - Based mapping
2. Direct mapping
3. Set Associative mapping

Associative mapping (fully Associative mapping)/Content-Based

In this technique, a main memory block can be placed into any cache block position as there is no fix block, the memory address has only two fields - word and tag.


This technique gives complete freedom to choose the cache location in which to place the memory block. Thus, the memory space in the cache can be used more efficiently.



Associative-mapped cache

Direct Mapping: It is the simplest mapping technique. In this technique, each block from the main memory has only one possible location in the cache organization. To implement such cache system, the address is divided into three fields - word field, block field and tag field.

The main drawback of direct map cache is that if processor needs to access same memory locations from two different pages of the main memory frequently. Since only one of these locations can be in the cache at a time. Therefore, we can say that direct map cache is easy to implement but it is not flexible.



Set-Associative

Associative Mapping

Direct Mapping

S.No | Feature

1.	Mapping Function	Simple modulo operation (index).	Content-addressable memory (CCAM).
2.	No. of entries per set	1 (single)	Number of cache lines.
3.	Flexibility	Limited flexibility due to a fixed mapping.	Flexible, any block can be placed anywhere in the cache.
4.	Search mechanism	Direct access to a specific cache line using index.	Full search across all cache lines simultaneously.
5.	Cache Hit Time	Fast, due to direct mapping.	Slower than direct mapping, but faster than set associative.
6.	Cache Miss Handling	Simple, no competition for cache lines among all blocks.	Complex due to competition for cache lines among all blocks of a set.
7.	Cost and complexity	Low cost, simple hardware.	Higher cost, more complex hardware.
8.	Example Use Case	Small embedded systems or limited-resource environments.	General-purpose systems with larger caches.

Combination of direct and associative mapping, using a set index and associativity within the set.
More than 1 (typically a power of 2).
Combine some flexibility with a structure for efficient searching.

Search limited to a specific set, thus direct access within the set.

Moderate, falls between direct and fully associative mapping.

Moderate complexity; limited competition within a set.

Moderate cost and complexity.

Commonly used in modern processors for a balance between flexibility and performance.

Difference b/w DRAM and SRAM

DRAM

Constructed of tiny capacitors that leak electricity.

Requires a recharge every few milliseconds to maintain its data.

Inexpensive

slower than SRAM.

Can store many bits per chip.

Uses less power.

Generates less heat

Used for main memory

Simple Structure - has a transistor and a capacitor.

Has a higher density.

SRAM

Constructed of circuits similar to D flip-flops.

Holds its contents as long as power is available.

Expensive

Faster than DRAM.

Cannot store many bits per chip

Uses more power.

Generates more heat

Used for cache.

Complex structure - has flip flops.

Has a lower density.

Set Associative Mapping

The set associative mapping is a combination of direct and associative mapping.

It contains several groups of direct map blocks that operate as several direct map cache in parallel.

The disadvantage of direct mapping is the two word of the same index but different tag cannot be stored at the same time into index but cache. As an improvement to this disadvantage, a third type of

cache organization called set associative mapping.

It is most flexible and give high hit ratio.

It is costly to implement and here tag length is increased




Fig-2 Two-way Set Associative Cache

Ques. A block set associative cache consist of 64 blocks divided into 4 block set. The main memory contains 4096 blocks, each consist of 128 words of 16 bit length.

1. How many bits are there in main memory.
2. How many bits are there in each of the tag, set and word field.

Soln ① no of bits in main memory = $4096 \times 128 \times 16$
 $= 8388608 \text{ bits}$

② main memory size = No. of Block * No. of words per block
 $= 4096 \times 128$
 $= 4K \times 2^7$
 $= 2^{12} \times 2^7$
 $= 2^{19}$

MM bit = 19 bit

No. of words = 128


word bit = $2^7 = 7 \text{ bit}$

cache size = 64 block

No. of set = $\frac{\text{Total no. of block in cache}}{\text{No. of sets per block}}$

$$= \frac{64}{4} = 16$$

set bit = $2^4 = 4 \text{ bit}$



$$\begin{aligned}\text{tag} &= \text{MM bit} - (\text{w bit} + \text{set bit}) \\ &= 19 - (4 + 7)\end{aligned}$$

$\boxed{\text{tag} = 8}$

Ques A digital computer has a memory unit of $64K \times 16$ and a cache memory of $1K$ words. The cache uses direct mapping with a block size of 4 words. How many bits are there in tag index, block and word field of the address format?

Soln → Main memory size = $64K \times 16$

$$= 64 \times 2^{10} \times 16$$

$$= 2^6 \times 2^{10} \times 16$$

$$\text{MM bit} = 2^{16} \times 16$$

$$\text{MM bit} = 16 \text{ bits}$$

Cache memory size = $1K = 1024$

No. of word bits = No. of words

$$= 4$$

$$= 2^2$$

$$\text{word bit} = 2$$

No. of block bits = Cache size
No. of words per block

$$= \frac{1024}{4}$$

$$= 256$$

$$= 2^8$$

No. of block bits = 8 bits

No. of Tag bit = $16 - (2 + 8)$

$$= 16 - 10$$

Tag bit = 6

Tag	Block	word
6	8	2

16-bit

Ques: A two way set associative cache uses block of 4 words. The cache can accommodate a total of 2048 words from the main memory. The main memory size is $128K \times 32$. How many bits are there in tag, set and word in address format?

soln:

$$\begin{aligned} \text{Main memory size} &= 128K \times 32 \\ &= 2^7 \times 2^{10} \times 32 \\ &= 2^{17} \times 32 \end{aligned}$$

MM bit = 17 bits

$$\begin{aligned} \text{no. of word bits} &= \text{no. of words} \\ &= 4 \Rightarrow 2^2 \end{aligned}$$

word bit = 2 bit

set bit =

$$\text{no. of set} = \frac{\text{Total no. of blocks in cache}}{\text{No. of sets per block}}$$

$$\text{no. of block} = \frac{\text{cache size}}{\text{no. of word per block}}$$

$$= \frac{2048}{4}$$

no. of blocks = 512
in cache

$$\therefore \text{no. of set} = \frac{512}{2}$$

$$\text{no. of set} = 256$$

$$\text{set bit} = 2^8 = 8 \text{ bits}$$

$$\text{No. of Tag bit} = 17 - (2+8)$$

$$\text{No. of Tag bit} = 7 \text{ bits}$$

Tag	Set	Word
7	8	2

17 bits

Ques: A direct map cache has the following parameters.

words
rom
#32

Cache size = 1K words

Block size = 128 words

Main memory size = 84 k words

Specify the no. of bits in tag, word field and block.

Sol:

Main memory size = 64 k

$$= 2^6 \times 2^{10}$$

$$= 2^{16}$$

MM bit = 16 bits

Cache size = 1K = 1024

Block size = 128

No. of words = 128
 $= 2^7$

Word bits = 7 bits

No. of blocks = $\frac{\text{Cache size}}{\text{No. of words per block}}$

$$\text{No. of blocks} = \frac{1024}{128}$$


No. of blocks = 8

Block bit = 8 = 2^3

Block bit = 3 bits

Tag bit = 16 - (7+3)

No. of Tag bits = 6 bit



Ques:- A computer system has 4k word cache organised in block set associative manner with 4 blocks per set, 64 words per block.

The main memory size contains 65536 blocks. How many bits are there in each of the tag, set and word fields?

Sol:-

$$\begin{aligned}\text{main memory size} &= \text{no. of blocks} * \text{no. of words per block} \\ &= 65536 * 64 \\ &= 65k * 64 \\ &= 2^6 * 2^{10} * 2^6 \\ &= 2^{22}\end{aligned}$$

$$\text{MM bit} = 22 \text{ bit}$$

$$\begin{aligned}\text{no. of blocks} &= \frac{\text{Cache size}}{\text{no. of words per block}} \\ &= \frac{4 \times 1024}{64} \\ &= 64\end{aligned}$$

$$\begin{aligned}\text{no. of blocks} &= 64 \\ &= 2^6\end{aligned}$$

$$\text{Block bits} \approx 6 \text{ bits}$$

$$\begin{aligned}\text{No. of word bit} &= \text{no. of words} \\ &= 64 \\ &= 2^6\end{aligned}$$

$$\text{word bit} = 6 \text{ bits}$$

$$\begin{aligned}\text{No. of sets} &= \frac{\text{no. of blocks}}{\text{no. of set per block}} \\ &= \frac{64}{4} \\ &= 16 \\ &= 2^4\end{aligned}$$

$$\text{no. of set bits} = 4 \text{ bits}$$

$$\text{No. of Tag bits} = 22 - (6 + 4)$$


$$\text{Tag} = 12 \text{ bits}$$

Tag	Set	Word
12	4	6


$\underbrace{\hspace{10em}}$ 22 bits

Classification of memory


① Based on principle of operation




② Based on physical characteristics



③ Based on mode of access




④ Based on terminology used for fabrication



Secondary Storage Device

sequential access device



Magnetic Disk: It is an auxiliary memory that provides the bulk of secondary storage for modern computer system.

A magnetic disk is a thin circular metal plate. It is coated with a thin magnetic film usually both sides.

- Digital information is stored on the magnetic disk by magnetizing the magnetic surface in a particular direction. Conceptually disk are relatively simple. Each disk plate has a flat circular shape like CD.
- Common plate diameter range is 1.8 to 5.25 inches. The two surfaces of platter covered with magnetic material.
- Digital information can be stored on the magnetic field by applying current pulse of suitable to the magnetizing coil. The head are attached to disk are that moves all the heads as unit.
- There may be thousands of cylinder in a disk drive and each track may contain hundreds of sectors.
- The storage capacity of common disk drive is in Gigabyte







fig. Bit Representation of magnetic disk



-:- Mechanical structure of magnetic disk





Magnetic Tape: Magnetic tape is one of the most popular storage medium for large data that are sequentially accessed and processed. The tape is formed by depositing magnetic film on a very thin ($1/2$ inches or $1/4$ inches) wide plastic tape. The tape ribbon itself is stored in reels similar to tape are automatically erased as new data for record in the same area.

The information is recorded on the tape with the help of read/write head. Although it is relatively permanent and can hold large quantity of data, its access time is slow compare with main memory and magnetic disk.

In addition, random access to magnetic tape is about a 1000 times slower than the random access to magnetic disk, so tapes are not very useful for secondary storage.

Tapes are mainly used for backup for data which is not frequently used. They can store 20GB-200GB data.





Optical Disk There are three basic types of optical disk :-

1. CD ROM
2. DVD
3. WORM (Blue-Ray) [Write once Read Many]

CD's can store 700 MB of data, DVD's can store upto 8.4 GB of data and Blue ray which is newest technology of optical media can store upto 50 GB of data.

This storage capacity is a clear advantage over floppy disk which only have the capacity of 1.44 MB.

Another advantage of that optical media over the profit is that it can used upto 7 times longer due to its durability.

Virtual Memory:-

Virtual Memory technique that allow the execution of process that are not completely in main memory. The major advantage of this is, it can execute a program larger than memory as well as size of auxiliary memory.

when a program does not completely fit into memory, it is divided into segments. segments which are currently being executed are kept in main memory and the remaining segment are stored in the secondary storage.

If an executing program needs a segment which is not currently in the main memory, the required segment is copied from the main memory to the req secondary storage (swap in). When a new segment of a program is to be copied from main memory it must replace another segment (swap out).

In virtual memory, the address that processor issues to access either instructions or data are called virtual & logical address. Virtual memory can be implemented by two methods,

1. Paging
2. Segmentation




Fig. Demand Paging





Fig. Virtual Memory Organization



-!- Memory(VM) concept using paging

Address Translation in virtual Memory (Mapping process in virtual memory)

It involves two phases:-

1. Segment Translation
2. Page Translation.

Segment Translation :- A logical address consist of a selector and offset. A selector is the content of the segment register. Every segment selector has a linear base address associated with a segment descriptor. A selector is used to point a descriptor for the segment in description table. The linear base address from the descriptor is added to the offset to generate the linear address. This process is known as segmentation or segment translation.




Fig: Address Translation.

Page Translation:

Page translation is the second phase of address translation, it transform a linear address


generated by segment translation, into physical address.

When paging is enabled, the linear address is broken into a virtual page no. and page offset. The physical page no. is not changed. The no. of bits in the page offset decides the page size.

Page Table Base register

Page table address

linear address
virtual Page No. / offset



control
bus

Page no.
in memory

Physical Page no. / offset

Physical
address
in main
memory

Memory Management Hardware

A memory management system is a collection of hardware & software procedures for managing the various programs residing in the memory. Memory management system is a part of an operating system in computer. A collection of hardware components consists of memory management unit.

The basic component of memory management unit are :-

- A mechanism for dynamic storage allocation and deallocation
- A mechanism for sharing common program stored in memory by different user.
- A mechanism for protection of information against unauthorized access b/w user and preventing users from changing operating system functions.

Memory Protection

Memory protection is done by associating bits with the each page. These bits are kept in page table. A protection bit can define a page to be read / write, read only or hidden.

Protection bits can be checked to verify that number, now operation is done on read only. Everytime a page is moved from one block to another. It would be necessary to update the block protection bit.

Page Replacement Policies

Page Replacement Policies are strategies used by operating system to decide which page to remove from memory when there is a page fault. Common policies include:-

FIFO (First In First Out)

LRU (Least Recently Used)

Optimal Page Replacement

(1.) First In First Out (FIFO): FIFO replaces the oldest page in the memory based on the order in which pages were brought into the memory.

It uses a simple queue data structure to keep track of the order in which pages were loaded.

While easy to implement, FIFO may not always perform well in terms of page hit rate.

Belady Anomaly: As we know that when we increase the frame size, the page fault decreases and page hit increases.

As per Belady's conclusion, in a FIFO algorithm for a certain sequence of memory references for a certain time period when we increase the frame size, the page fault also increases. This will become known as Belady's Anomaly. Eg: Consider the following memory reference sequence 1, 2, 3, 4, 1, 2, 5, 1, 2, 3, 4, 5. Explore that these reference string suffers from belady's anomaly.

Soln:-	1	2	3	4	1	2	5	1	2	3	4	5
	1	1	1	4	4	4	5	5	5	5	5	5
	2	2	2	1	1	1	1	1	3	3	3	3
Framesize = 3	3	3	3	2	2	2	2	2	2	4	4	4
								(H)	(H)		(H)	

$$\text{Page Hit} = 3$$


$$\text{Page fault} = 12 - 3 = 9$$

Frame size = 4	1	2	3	4	1	2	5	1	2	3	4	5
	1	1	1	1	1	1	5	5	5	5	4	9
	2	2	2	2	2	2	2	1	1	1	1	5
	3	3	3	3	3	3	3	2	2	2	2	2
	4	4	4	4	4	4	4	4	3	3	3	3
	(H)	(H)										

$$\text{Page hit} = 2 \quad \text{Page fault} = 10$$

Hence it suffers from Belady's anomaly because when we increase

frame size, page fault also increases.



(2) Least Recently Used (LRU): LRU replace the page that has not been used for the longest time.

It depends on the principle that pages that have not been used recently are less likely to be used in the near future.

(3) Optimal Page Replacement: Optimal Replacement selects the page that will not be used for

the longest period in the future.

It serves as a theoretical benchmark as it requires knowledge of the future page accesses.

It never suffers from Belady's Anomaly.

Thrashing: Thrashing in computer system refers to a situation where a computer's performance drops significantly due to excessive swapping of data b/w the main memory and secondary storage.

This occurs when the system have high degree of multiprogramming, causing it to spend more time moving data b/w memory and storage than actually processing task. It leads to slow down in performance as a system struggles for memory resources.

Reasons of Thrashing

Thrashing occurs when a system is overloaded with too many tasks or processes, and the demand for physical memory exceeds the available RAM. This can happen due to :-

Insufficient Physical Memory: If there is not enough RAM to handle the concurrent processes, the system has

to depend on swapping data b/w RAM and the hard disk.


Inefficient Memory Management: Poorly optimized memory management algorithms can contribute to thrashing. For e.g:- if the system frequently swaps in and out large chunks of data unnecessarily, it can lead to performance degradation.

Care Overcommitting: Allocating more virtual memory than system can practically handle result in thrashing. When the system tries to fulfill the excessive demand for virtual memory, it spends more time in swapping.

Solutions of Thrashing

To remove or prevent thrashing consider these solutions :-

- ① Increase Physical Memory
- ② Optimise memory uses
- ③ Use efficient paging algorithm
- ④ Adjust process priority.
- ⑤ Avoid overcommitting resources
- ⑥ Monitor and tune system performance
- ⑦ Consider solid state drives (SSD)



Associative Memory (Content Addressable Memory / CAM)

A memory unit accessed by the content is called an associative memory or content addressable memory (CAM).


By using CAM, the time required to find an object in memory can be reduced.

In CAM, the memory is organised in such a way that the data itself serves as the lookup key.

This enables quick search and comparisons.

In a block diagram of an associative memory, consist of memory array with the match logic for n -bit words.

The argument register (A) and key register (K) each have n -bits per word. Each word in memory is compared in parallel with the content of argument register. The words that match with the word stored in argument register set a corresponding bits in the match register. Therefore, reading can be accomplished by sequential access to memory for those words whose corresponding bits in the match register have been set.



Locality of Reference :- Locality of reference is a principle in memory management that suggest that when a program accesses a particular memory location, it is likely to access in the near future.

This principle is used for optimising the performance of computer system. When few procedures, line of codes that repeatedly call each other, these instructions are reside/localised in cache memory. This is referred to as locality of reference.

There are two main types of locality of reference:-


1. Temporal :- The temporal means that a recently executed instruction is likely to be executed again very soon. The temporal aspect of locality of reference suggests that whenever an instruction or data is first needed, it should be brought into the cache memory and it should remain there, until it is needed again.

2. Spatial :- The spatial means that instructions stored nearby the recently executed instructions are also likely to be executed soon.

The spatial aspect suggests that instead of bringing just one instruction from memory to be caught, it is wise to bring many instructions that reside at adjacent address as well.

2-D (2-Dimensional) Memory Organization

The general block diagram of memory organization is:-



When there are k -address lines, then we can access 2^k words.


In 2D RAM organization a RAM of $2^n \times m$ where 2^n memory words of m bits each.

It has a row select decoder of size $n \times 2^n$ to select one out of 2^n words.

Each row (memory word) have m columns (one column for each individual bit).

In 2D RAM organization, hardware is fixed.

It requires more no. of logic gates. It is more complex because of large no. of wires and gates.



Here, we use 2 registers MAR and MDR. MAR holds the address of desired location from where we have to perform READ operation or we have to write memory word in memory.

MDR fetches all corresponding bits from memory in read operation and/or put the corresponding bits at particular address which is defined in MAR.


If we have to fetch one word from 1024 words then we have to use 10x1024 decoder which consists large no. of gates, circuit becomes complex. This drawback is reduced in $2.5/2\frac{1}{2}$ RAM organization.

2 1/2 / 2.5-D Organization

In $2\frac{1}{2}$ -D organization, the no. of address lines are divided into approximately equal size, one for row select and another for column select decoder.

In 2-D RAM, hardware is variable.

It requires less no. of logic gates. Because of less no. of gates circuit becomes less complex.



Instead of using one decoder (5x32), we use two decoders, one for row selection and another one for column selection. In above diagram we used 3x8 decoder for row selection and 2x4 for column selection.

Let us consider, if we pass address line 1 in row decoder 000, it enables first row of memory segment and 00 in column decoder when it activates first column, finally first word of memory layout will be activated.

Site:Notes Gallery

Speedup and Amdhal's Law

Amdhal's law is used to calculate the performance gain that can be obtained by improving some portion of a computer.

It states that the performance improvement to be gain from using some faster mode of execution is limited by the fraction of the time the faster mode can be used.

Speed up (performance improvement) tells us how much faster a task can be executed using the machine with the enhancement as compared to the original machine. It is defined as :-

$$\text{Speed up} = \frac{\text{performance for entire task using improved machine}}{\text{performance for entire task using original machine}}$$

$$\text{Speed up} = \frac{1}{(1-f_e) + \frac{f_e}{S_e}}$$

where f_e = Fraction enhance

S_e = Speed up enhancement