


1. Lab

Implementing 74X139

● Truth Table

B	A	$Y0_L$	$Y1_L$	$Y2_L$	$Y3_L$
F	F	F	T	T	T
F	T	T	F	T	T
T	F	T	T	F	T
T	T	T	T	T	F

● Logic Diagram



Code for v74x139_a.v

```
1 module v74x139h_a(
2     input GL,
3     input A,
4     input B,
5     output [3:0] Y_L
6 );
7
8     // Structural
9     wire N_A, N_B, N_G;
10
11     not T1(N_G, GL);
12     not T2(N_A, A);
13     not T3(N_B, B);
14
15     nand T4(Y_L[0], N_G, N_A, N_B);
16
17     nand T5(Y_L[1], N_G, A, N_B);
18     nand T6(Y_L[2], N_G, N_A, B);
19     nand T7(Y_L[3], N_G, A, B);
20 endmodule
```

Code for v74x139_b.v

```
1 module v74x139h_a(
2     input GL,
3     input A,
4     input B,
5     output [3:0] Y_L
6 );
7
8     // Dataflow
9     wire [1:0] sel;
10    wire [3:0] out;
11
12    assign sel = {B, A};
13    assign Y_L = ~out;
14
15    assign out = (sel == 2'b00 && GL == 1'b0) ? 4'b0001 :
16                (sel == 2'b01 && GL == 1'b0) ? 4'b0010 :
17                (sel == 2'b10 && GL == 1'b0) ? 4'b0100 :
18                (sel == 2'b11 && GL == 1'b0) ? 4'b1000 :
19                4'b0000;
20 endmodule
```

Code of v74x139_c.v

```
1 module v74x139h_a(  
2     input GL,  
3     input A,  
4     input B,  
5     output [3:0] YL  
6 );  
7  
8     // Behavioral  
9     wire [1:0] sel;  
10    reg [3:0] out;  
11  
12    assign sel = {B, A};  
13    assign YL = ~out;  
14  
15    always@(GL or sel) begin  
16        if(GL == 1'b0) begin  
17            case(sel)  
18                2'b00 : out = 4'b0001;  
19                2'b01 : out = 4'b0010;  
20                2'b10 : out = 4'b0100;  
21                2'b11 : out = 4'b1000;  
22            endcase  
23        end  
24        else out = 4'b0000;  
25    end  
26 endmodule
```


Code of v74x139.v

```
1 module v74x139(  
2     input G1_L,  
3     input G2_L,  
4     input B1,  
5     input B2,  
6     input A1,  
7     input A2,  
8     output [3:0] Y1_L,  
9     output [3:0] Y2_L  
10 );  
11  
12     v74x139h_a T1(.GL(G1_L), .A(A1), .B(B1), .YL(Y1_L));  
13     v74x139h_a T2(.GL(G2_L), .A(A2), .B(B2), .YL(Y2_L));  
14  
15  
16 endmodule
```


Code for v74x139h_test.v

```
1  module v74x139_test;
2
3      // Inputs
4      reg G1_L;
5      reg G2_L;
6      reg B1;
7      reg B2;
8      reg A1;
9
10     reg A2;
11
12     reg [3:0] inputs;
13
14     // Outputs
15     wire [3:0] Y1_L;
16     wire [3:0] Y2_L;
17
18
19     // Instantiate the Unit Under Test (UUT)
20     v74x139 uut (
21         .G1_L(G1_L),
22         .G2_L(G2_L),
23         .B1(B1),
24         .B2(B2),
25         .A1(A1),
26         .A2(A2),
27         .Y1_L(Y1_L),
28         .Y2_L(Y2_L)
29     );
30
31     initial begin
32         // Initialize Inputs
33         G1_L = 0;
34         G2_L = 0;
35         B1 = 0;
36         B2 = 0;
37         A1 = 0;
38         A2 = 0;
39
40         assign {A1, B1, A2, B2} = inputs;
41
42         // Wait 100 ns for global reset to finish
43         #100;
44
45         // Add stimulus here
46         for(inputs = 0; inputs < 4'b1111; inputs = inputs+1)begin
47             #100; G1_L = 0;
48         end
49     end
50
51 endmodule
52
```


- Simulation Result of v74x139_a.v (structural Description)



- Simulation Result of v74x139_b.v (data-flow style description)



- Simulation Result of v74x139_c.v (behavioral description)



1.2 Implementing a 3 to 8 decoder

Code for v3x8

```

1 module v3x8(
2     input GL,
3     input A,
4     input B,
5     input C,
6     output [7:0] YL
7 );
8
9     wire G;
10    wire G1_L, G2_L, N_C;
11    wire [3:0] Y1_L, Y2_L;
12
13    assign YL = {Y2_L, Y1_L};
14
15    not T1(N_C, C);
16    not T2(G, GL);
17
18    nand T3(G1_L, G, N_C);
19    nand T4(G2_L, G, C);
20
21    v74x139 T5(.G1_L(G1_L), .G2_L(G2_L),
22    .A1(A), .A2(A), .B1(B), .B2(B), .Y1_L(Y1_L), .Y2_L(Y2_L));
23 endmodule

```

Code for v3x8_test

```

1 module v3x8_test;
2
3     // Inputs
4     reg GL;
5     reg A;
6     reg B;
7     reg C;
8
9     reg [2:0] inputs;
10
11    // Outputs
12    wire [7:0] YL;
13
14    // Instantiate the Unit Under Test (UUT)
15    v3x8 uut (
16        .GL(GL),
17        .A(A),
18        .B(B),
19        .C(C),
20        .YL(YL)
21    );
22


```

```

23     initial begin
24         // Initialize Inputs
25         GL = 0;
26         A = 0;
27         B = 0;
28         C = 0;
29
30         // Wait 100 ns for global reset to finish
31         #100;
32
33         assign {C, B, A} = inputs;
34
35         for (inputs = 0; inputs < 3'b111; inputs = inputs+1) begin
36             #100 GL = 0;
37         end
38     end
39 endmodule


```

Simulation Result




2. Implementing a 4 to 1 MUX


result of v74x153 a.v



result of v74x153 b.v



Result of v74x153 c.



3. Discussion.

Structural Description- The biggest pro for a structural description is that we can just implement it straight from a logical circuit. It is very intuitive, however the moment the logical circuit becomes more complex, it might be hard to implicate it and the code may also become a bit messy

Data flow style description- We can simply convert the truth table onto the data flow style description sheet. We can use assign to show the relationship between the inputs and outputs. Relatively simple and intuitive just like the structural description but once input increases, the possible outcomes for truth table also exponentially increases thus making it a bit difficult to implicate complex logics.

Behavioral Description- Implicating based on time logical control statements and block/nonblocking functions. This makes it easier to implicate larger and more complex logics. However, since it is a chronologically controlled description, there might be unexpected outputs and it is hard to alter errors for this problem.