
1. Lab

Implementing 74X139

Truth Table

B	A	$Y0_{-}L$	$Y1_L$	$Y2_L$	$Y3_L$
\overline{F}	F	F	T	T	T
F	T	T	F	T	T
$\mid T \mid$	F	T	T	F	T
$\mid T \mid$	T	T	T	T	F

Logic Diagram



Code for v74x139 _a.v

```
module v74x139h_a(
 ^{2}
         input G.L.,
 3
         input A,
  4
         input B,
 5
         output [3:0] Y_L
  6
         );
 7
 8
             // Structural
 9
             wire N_A, N_B, N_G;
 10
11
             not T1(N_G, G_L);
             not T2(N_A, A);
12
             not T3(N<sub>-</sub>B, B);
13
14
15
             nand T4(Y_L[0], N_G, N_A, N_B);
             nand T5(Y_L[1], N_G, A, N_B);
16
17
             nand T6(Y_L[2], N_G, N_A, B);
18
             nand T7(Y_L[3], N_G, A, B);
19
   endmodule
```

Code for v74x139 b.v

```
module v74x139h_a
2
        input GL,
3
       input A,
4
       input B,
5
        output [3:0] Y.L.
6
        );
7
8
            // Dataflow
9
            wire [1:0] sel;
10
            wire [3:0] out;
11
12
            assign sel = \{B, A\};
13
            assign YL = "out;
14
15
                             (sel = 2'b00 \&\& G_L = 1'b0) ? 4'b0001 :
            assign out =
16
                             (sel = 2'b01 \&\& G_L = 1'b0) ? 4'b0010 :
                             (sel = 2'b10 \&\& G_L = 1'b0) ? 4'b0100 :
17
18
                             (sel = 2'b11 \&\& G_L = 1'b0) ? 4'b1000 :
19
                             4'b0000;
20
   endmodule
```

Code of v74x139 c.v

```
module v74x139h_a(
 1
 2
         input GL,
 3
         input A,
 4
         input B,
         output [3:0] Y.L.
 5
 6
 7
             // Behavioral
 8
 9
             wire [1:0] sel;
10
             reg [3:0] out;
11
12
             \mathbf{assign} \ \ \mathrm{sel} \ = \ \{\mathrm{B}, \ \mathrm{A}\};
             assign Y_L = ~out;
13
14
15
             always@(G.L or sel) begin
16
                       if(G_L = 1'b0) begin
17
                                case(sel)
                                          2'b00 : out = 4'b0001;
18
                                          2'b01 : out = 4'b0010;
19
20
                                          2'b10 : out = 4'b0100;
21
                                          2'b11 : out = 4'b1000;
22
                                endcase
23
24
                       else out = 4'b0000;
25
             end
    endmodule
```


Code of v74x139.v

```
module v74x139(
 1
 ^{2}
        input G1_L,
 ^{3}
        input G2_L,
 ^{4}
        input B1,
 5
        input B2,
 6
        input A1,
 7
        input A2,
 8
        output [3:0] Y1_L,
 9
        output [3:0] Y2_L
10
        );
11
12
             v74x139h_a T1(.G_L(G1_L), .A(A1), .B(B1), .Y_L(Y1_L));
             v74x139h_a T2(.G_L(G2_L), .A(A2), .B(B2), .Y_L(Y2_L));
13
14
15
   endmodule
16
```


Code for v74x139h test.v

```
9
            reg A2;
10
11
            reg [3:0] inputs;
12
13
            // Outputs
            wire [3:0] Y1_L;
14
            wire [3:0] Y2_L;
15
16
17
18
19
            // Instantiate the Unit Under Test (UUT)
20
            v74x139 uut (
21
                     .G1_L(G1_L),
22
                     .G2_L(G2_L),
23
                     .B1(B1),
^{24}
                     .B2(B2),
25
                     .A1(A1),
26
                     .A2(A2),
27
                     .Y1_L(Y1_L),
28
                     . Y2_L (Y2_L)
29
            );
30
31
            initial begin
32
                     // Initialize Inputs
33
                     G1_L = 0;
34
                     G2_L = 0;
35
                     B1 = 0;
                     B2 = 0;
36
37
                     A1 = 0;
38
                     A2 = 0;
39
                     assign \{A1, B1, A2, B2\} = inputs;
40
41
42
                     // Wait 100 ns for global reset to finish
43
                     #100;
44
                     // Add stimulus here
45
                     for (inputs = 0; inputs < 4'b1111; inputs = inputs+1)begin
46
47
                              #100; G1_L = 0;
48
                     end
49
50
            end
51
52 endmodule
```

• Simulation Result of v74x139_a.v (structural Description)



• Simulation Result of v74x139_b.v (data-flow style description)



• Simulation Result of v74x139_c.v(behavioral description)



1.2 Implementing a 3 to 8 decoder

Code for v3x8


```
module v3x8(
 ^{2}
         input GL,
 3
         input A,
         input B,
 ^4
         input C,
 5
         output [7:0] Y.L
 6
 7
         );
 8
 9
               wire G;
10
               wire G1_L, G2_L, N_C;
               wire [3:0] Y1_L, Y2_L;
11
12
13
               assign Y_L = \{Y2_L, Y1_L\};
14
15
               not T1(N<sub>-</sub>C, C);
               not T2(G, G.L);
16
17
               nand T3(G1_L, G, N_C);
18
19
               nand T4(G2_L, G, C);
20
               v74x139 T5(.G1_L(G1_L), .G2_L(G2_L),
21
22
               .\,A1(A)\,,\ .\,A2(A)\,,\ .\,B1(B)\,,\ .\,B2(B)\,,\ .\,Y1\_L(Y1\_L)\,,\ .\,Y2\_L(Y2\_L)\,)\,;
23
    endmodule
```

Code for v3x8_test

```
module v3x8_test;
1
^{2}
3
            // Inputs
            reg GL;
4
5
            reg A;
6
            reg B;
7
            reg C;
8
9
            reg [2:0] inputs;
10
11
            // Outputs
12
            wire [7:0] Y_L;
13
14
            // Instantiate the Unit Under Test (UUT)
15
            v3x8 uut (
16
                      .GL(GL),
17
                      .A(A),
18
                      .B(B),
                      .C(C),
19
20
                      .Y_L(Y_L)
21
             );
22
```


```
23
            initial begin
24
                     // Initialize Inputs
25
                     G_L = 0;
                     A = 0:
26
27
                     B = 0;
28
                     C = 0;
29
                     // Wait 100 ns for global reset to finish
30
31
                     #100;
32
                     assign \{C, B, A\} = inputs;
33
34
35
                     for (inputs = 0; inputs < 3'b111; inputs = inputs+1) begin
                              #100 \text{ G.L} = 0;
36
37
                     end
38
            end
   endmodule
39
```

Simulation Result



2. Implementing a 4 to 1 MUX


result of v74x153 a.v



result of v74x153 b.v



Result of v74x153 c.



3. Discussion.

Structural Description- The biggest pro for a structural description is that we can just implement it straight from a logical circuit. It is very intuitive, however the moment the logical circuit becomes more complex, it might be hard to implicate it and the code may also become a bit messy

Data flow style description- We can simply convert the truth table onto the data flow style description sheet. We can use assign to show the relationship between the inputs and outputs. Relatively simple and intuitive just like the structural description but once input increases, the possible outcomes for truth table also exponentially increases thus making it a bit difficult to implicate complex logics.

Behavioral Description- Implicating based on time logical control statements and block/nonblocking functions. This makes it easier to implicate larger and more complex logics. However, since it is a chronologically controlled description, there might be unexpected outputs and it is hard to alter errors for this problem.