Instructor: Jin-Soo Kim



14:00 - 15:15, December 14, 2021.

4190.308: Computer Architecture Final Exam. (Fall 2021)

| Student ID: | Q1 (50) | Q6 (40) |
|--|--|---|
| Staden D. | Q2 (60) | Q7 (30) |
| Name:(sign) | Q3 (30) | Q8 (30) |
| Nickname: | Q4 (30) | Q9 (50) |
| (Will be used to post your exam score | Q5 (60) | Total (380) |
| 1. Fill in the blank with a <u>single</u> English word. (5 po | pints each) | |
| (1) The datapath elements in the RISC-V implement that operate on data values and elements that compared (), which means that their outputs | ontain state. The elements t | hat operate on data values are |
| (2) An edge-triggered methodology allows a state creating a(an) () that could lead to | element to be read and writ indeterminate data values. | ten in the same clock cycle with |
| (3) Pipelining would not decrease the time to compl to do, the improvement in () decre | ete one load of laundry, but we cases the total time to comple | • |
| (4) Under ideal conditions and with a large numbe equal to the number of pipe (). | er of instructions, the speed-u | p from pipelining is approxima |
| (5) () hardware predictors, in stark conditional branch and may change predictions for | <u> </u> | depending on the behavior of e e life of a program. |
| (6) The () determines the number of processor instructions executed. It may also affect | 1 0 | ons executed and hence the number or faster instructions. |
| (7) Although personal mobile devices like the iPad small boards called dual () memor | use individual DRAMs. mem ry modules (DIMMs). | ory for servers is commonly sold |
| (8) () misses are cache misses that blocks compete for the same set. | occur in set-associative or di | rect-mapped caches when mult |
| (9) A virtual memory block is called a page, and a v | virtual memory miss is called | a page (). |
| (10) Modern processors include a special cache that translation cache is traditionally referred to as a translation cache | • | d translations. This special addibuter (TLB), although it would |



RISC-V RV32I/64I Integer Instructions

| RISC-V R | (V3 | 2I/64I Integer Ins | tructions | 1b | I | Load Byte | $R[rd] = $ {56'bM[](7),M[R[rs1]+imm](7:0)} |
|------------|------|---------------------------------|--|-------------|---|-----------------------------|--|
| | | | | 1bu | I | Load Byte Unsigned | $R[rd] = \{56'b0,M[R[rs1]+imm](7:0)\}$ |
| MNEMONIC | EMET | NAME | DESCRIPTION (in Verilog) | 1d | I | Load Doubleword | R[rd] = M[R[rs1] + imm](63:0) |
| add, addw | | ADD (Word) | , , | lh | I | Load Halfword | R[rd] = |
| addi,addiw | I | ADD (word) ADD Immediate (Word) | R[rd] = R[rs1] + R[rs2] $R[rd] = R[rs1] + imm$ | | | | {48'bM[](15),M[R[rs1]+imm](15:0)} |
| and and | R | AND | R[rd] = R[rs1] & R[rs2] | lhu | I | Load Halfword Unsigned | $R[rd] = \{48'b0,M[R[rs1]+imm](15:0)\}$ |
| andi | T | AND Immediate | R[rd] = R[rs1] & imm | lui | U | Load Upper Immediate | $R[rd] = {32b'imm < 31>, imm, 12'b0}$ |
| auipc | U | Add Upper Immediate to PC | $R[rd] = R[rst] & min$ $R[rd] = PC + \{imm, 12'b0\}$ | 1w | I | Load Word | R[rd] = |
| beq | | Branch EQual | if(R[rs1]==R[rs2) | | | | {32'bM[](31),M[R[rs1]+imm](31:0)} |
| | 5.5 | Dianen EQua | PC=PC+{imm,1b'0} | lwu | I | Load Word Unsigned | $R[rd] = \{32'b0,M[R[rs1]+imm](31:0)\}$ |
| bge | SB | Branch Greater than or Equal | | or | R | OR | $R[rd] = R[rs1] \mid R[rs2]$ |
| | | **** | PC=PC+{imm,1b'0} | ori | I | OR Immediate | $R[rd] = R[rs1] \mid imm$ |
| bgeu | SB | Branch ≥ Unsigned | $if(R[rs1] \ge R[rs2)$ | sb | S | Store Byte | M[R[rs1]+imm](7:0) = R[rs2](7:0) |
| | | | PC=PC+{imm,1b'0} | sd | S | Store Doubleword | M[R[rs1]+imm](63:0) = R[rs2](63:0) |
| blt | | Branch Less Than | $if(R[rs1] < R[rs2) PC = PC + \{imm, 1b'0\}$ | sh | S | Store Halfword | M[R[rs1]+imm](15:0) = R[rs2](15:0) |
| bltu | | Branch Less Than Unsigned | $if(R[rs1] \le R[rs2) PC = PC + \{imm, 1b'0\}$ | sll,sllw | R | Shift Left (Word) | R[rd] = R[rs1] << R[rs2] |
| bne | SB | Branch Not Equal | if(R[rs1]!=R[rs2) PC=PC+{imm,1b'0} | slli,slliw | 1 | Shift Left Immediate (Word) | $R[rd] = R[rs1] \ll imm$ |
| csrrc | I | Cont./Stat.RegRead&Clear | $R[rd] = CSR; CSR = CSR \& \sim R[rs1]$ | slt | R | Set Less Than | R[rd] = (R[rs1] < R[rs2]) ? 1 : 0 |
| csrrci | 1 | Cont./Stat.RegRead&Clear | $R[rd] = CSR; CSR = CSR \& \sim imm$ | slti | I | Set Less Than Immediate | R[rd] = (R[rs1] < imm)?1:0 |
| csrrs | Ť | Imm Cont./Stat.RegRead&Set | R[rd] = CSR; CSR = CSR R[rs1] | sltiu | I | Set < Immediate Unsigned | R[rd] = (R[rs1] < imm) ? 1 : 0 |
| csrrsi | T | Cont./Stat.RegRead&Set | R[rd] = CSR; CSR = CSR R[rs1] | sltu | R | Set Less Than Unsigned | R[rd] = (R[rs1] < R[rs2]) ? 1 : 0 |
| COLLOL | | Imm | Kirdj – CSK, CSK – CSK i mini | sra, sraw | R | Shift Right Arithmetic | $R[rd] = R[rs1] \gg R[rs2]$ |
| csrrw | I | Cont./Stat.RegRead&Write | R[rd] = CSR; CSR = R[rs1] | | | (Word) | refrag refrant refrant |
| csrrwi | I | Cont./Stat.Reg Read&Write | R[rd] = CSR; CSR = imm | srai, sraiw | I | Shift Right Arith Imm | R[rd] = R[rs1] >> imm |
| | | Imm | | | | (Word) | |
| ebreak | I | Environment BREAK | Transfer control to debugger | srl,srlw | R | Shift Right (Word) | $R[rd] = R[rs1] \gg R[rs2]$ |
| ecall | I | Environment CALL | Transfer control to operating system | srli, srliw | I | Shift Right Immediate | R[rd] = R[rs1] >> imm |
| fence | I | Synch thread | Synchronizes threads | | | (Word) | |
| fence.i | I | Synch Instr & Data | Synchronizes writes to instruction | sub, subw | R | SUBtract (Word) | R[rd] = R[rs1] - R[rs2] |
| | | | stream | SW | S | Store Word | M[R[rs1]+imm](31:0) = R[rs2](31:0) |
| jal | UJ | Jump & Link | $R[rd] = PC+4; PC = PC + \{imm, 1b'0\}$ | xor | R | XOR | $R[rd] = R[rs1] ^ R[rs2]$ |
| jalr | 1 | Jump & Link Register | R[rd] = PC+4; $PC = R[rs1]+imm$ | xori | I | XOR Immediate | $R[rd] = R[rs1] \land imm$ |

(For problems Q2 - Q4)

We consider the following two pipelined implementations of the RISC-V processor. (Note that the stage names are simplified.)

| Processor name | Mechanisms for data hazards | Mechanisms for control hazards | Remarks |
|----------------|--|--|---|
| 5-stage: | Data forwarding is fully implemented. A register can NOT be read and written in the same cycle. | Branch outcome and the target address are calculated in E stage. Always-not-taken branch prediction is used. jal and jalr instructions are treated as mispredicted branch. | This processor behaves the same as the snurisc5 processor in Project #4. |
| 6-stage: | Data forwarding is fully implemented. A register can NOT be read and written in the same cycle. | Branch outcome and the target address are calculated in E stage. BTFNT (Backward branch as Taken, Forward branch as Not Taken) prediction scheme is used for conditional branch instructions. | This processor behaves the same as the snurisc6 processor in Project #4 except that return address stack is not used. |

In the following questions Q3 - Q4, you need to simulate the execution until the function is returned by the ret instruction. Assume that there is no cache miss during the execution. You should minimize the number of stalled cycles. For any cancelled or bubbled stage, mark it with "-".

How to mark the table: For each cycle, specify the instruction ($S1 \sim S13$ in Q2) fetched in that cycle in the leftmost column. If the entry (i, c) is marked with 'X', it represents that the instruction i has executed the 'X' stage of the pipeline in the cycle c. If an instruction is stalled for 1 cycle, then write the name of the stalled stage twice for current and next cycle. In a given cycle, the same stage should NOT appear more than once.



2. Consider the following C program and its corresponding RISC-V assembly code.

```
// Assume that a sufficiently
// large amount of memory is
// already allocated at address A

int f(int *A, int N, int S)
{
   int i;
   int z = 0;

   for (i = 0; i < N; i += S)
      z = z + A[i];

   return z;
}</pre>
```

```
S1:
          bge
                  zero, a1, L1
S2:
                  a5, a0, 0
          addi
S3:
          slli
                  a6, a2, 2
S4:
          addi
                  a0, zero, 0
S5:
          addi
                  a4, zero, 0
      L2:
S6:
                  a3, 0(a5)
          1w
S7:
          add
                  a0, a0, a3
S8:
                  a4, a4, a2
          add
S9:
          add
                  a5, a5, a6
S10:
          blt
                  a4, a1, L2
S11:
          ret
      L1:
          addi
S12:
                  a0, zero, 0
S13:
          ret
```

(1) When we call the function f() with N = 100 and S = 1, how many instructions are executed (from the bge instruction at S1 to the ret instruction)? Do not include cancelled instructions, if any. (10 points)

(2) If we run the function with N = 100 and S = 1 on the SNUCOM-I processor (i.e., **snurisc5**), how many cycles are needed? The number of cycles is counted from when the bge instruction at **S1** is fetched in the F stage until the last ret instruction is completed in the W stage. Assume that instruction/data memory can be accessed in a single cycle. (20 points)

(3) If we run the function with N = 100 and S = 1 on the SNUCOM-II processor (i.e., **snurisc6**), how many cycles are needed? Assume that instruction/data memory can be accessed in a single cycle. (20 points)

(4) The SNUCOM-I processor runs at 2GHz and the SNUCOM-II processor runs at 2.5GHz. For the given input (N = 100 and S = 1), which one is faster to run the function f() and how much? (10 points)



3. Complete the pipeline diagram below (instructions on the left, cycles on the top) when the function f() in Q2 is executed on the SNUCOM-I processor with N = 100 and S = 1. You can draw the diagram for the first 20 instructions fetched by the processor. Please refer to the bottom of Page 2 on how to represent stalls and bubbles. Assume that instruction/data memory can be accessed in a single cycle. (30 points)

| Inst. | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 | 11 | 12 | 13 | 14 | 15 | 16 | 17 | 18 | 19 | 20 | 21 | 22 | 23 | 24 | 25 | 26 | 27 | 28 | 29 | 30 | 31 | 32 | 33 | 34 | 35 | 36 | 37 | 38 | 39 | 40 | 41 | 42 | 43 | 44 | 45 | 46 | 47 |
|-----------|---|---|---|---|---|---|---|---|---|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|---------------|---------------|----|
| S1 | F | D | Е | M | W | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| | | F | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | ightharpoons | ightharpoons | |
| | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | ightharpoons | ightharpoons | |
| | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | ightharpoonup | ightharpoonup | |
| | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | ightharpoonup | ightharpoonup | |
| | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | \downarrow | \downarrow | |
| | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | ightharpoonup | ightharpoonup | |
| | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |



4. Complete the pipeline diagram below (instructions on the left, cycles on the top) when the function f() in Q2 is executed on the SNUCOM-II processor with N = 100 and S = 1. You can draw the diagram for the first 20 instructions fetched by the processor. Please refer to the bottom of Page 2 on how to represent stalls and bubbles. Assume that instruction/data memory can be accessed in a single cycle. (30 points)


| Inst. | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 | 11 | 12 | 13 | 14 | 15 | 16 | 17 | 18 | 19 | 20 | 21 | 22 | 23 | 24 | 25 | 26 | 27 | 28 | 29 | 30 | 31 | 32 | 33 | 34 | 35 | 36 | 37 | 38 | 39 | 40 | 41 | 42 | 43 | 44 | 45 | 46 | 47 |
|-----------|---|---|---|---|---|---|---|---|---|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|
| S1 | F | D | Е | 1 | 2 | W | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| | | F | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |




5. Suppose the SNUCOM-I processor now has a data cache, where data can be accessed within a single cycle on hits (i.e., the hit time is 1 cycle). On misses, however, the SNUCOM-I processor simply stalls the pipeline waiting for the data. Unless otherwise stated, assume the following data cache configuration. (60 points)

| Cache size (the amount of data that can be cached excluding valid bits and tag bits) | 4096 bytes |
|--|---------------|
| Cache block size | 16 bytes |
| Cache associativity | Direct-mapped |
| Cache hit time (time to fetch data from the cache to the CPU) | 1 cycle |
| Cache miss penalty (time to fetch a cache block from the memory to the cache) | 100 cycles |

We run the function f() in Q2 on the SNUCOM-I processor equipped with the data cache, with increasing the value of N by a multiple of 4 (i.e., N = 4, 8, 12, ...). The value of S is fixed to 1. The graph below shows the change in the average memory access time. The x-axis indicates the value of N and the y-axis represents the average time to access an element in the array A. Determine the following values with the configuration parameters shown in the above table. Please note the following:



- The array A starts at memory address 0x80010000.
- To warm up the cache, we run the function f() with the same arguments twice, and then measure the cache misses and the average memory access time only for the second run of the function f().
- The physical address is 32 bits long (no virtual memory supported)



(1) The total number of cache blocks that can be cached:

(2) The total number of cache sets:

(blocks)


(3) The number bits for each tag:

_____(bits)


(8) The miss rate when N > Q (in the range of second plateau):



6. After successfully completing the Computer Architecture course, a group of students at SNU upgraded the data cache of the SNUCOM-I processor to a 4-way set-associative cache with LRU replacement policy. Now determine the new values of the following due to this upgrade when we run the function f(). Again, we vary the value of N by a multiple of 4 (i.e., N = 4, 8, 12, ...) with fixing the value of N to 1. Assume that the rest of the cache parameters and the evaluation methodology are same as in N (N). (N) the cache has been warmed up by running the same function before the measurement.) (N0 points)



Increasing N by a multiple of 4 →




_____(bits)




7. To examine the relationship between S and the miss rate, we fix the value of N to 2048 and vary the value of S from 1 to 8 under the following cache configuration. Complete the graph shown below. Also, give the miss rates for S = 1, 2, 4, and 8. (*Note: The cache has been warmed up by running the same function before the measurement.*) (30 points)

| Cache size | 2048 bytes |
|---------------------|---|
| Cache block size | 16 bytes |
| Cache associativity | Fully-associative with LRU replacement policy |
| The value of N | 2048 |




- (1) Miss rate for S = 1:
- (2) Miss rate for S = 2:
- (3) Miss rate for S = 4:
- (4) Miss rate for S = 8:

8. The following shows various components that are needed for implementing the 6-stage pipelined processor in Project #4. Among these components, which are sequential elements? Circle all the sequential elements. (*Right answer* = *n points*, *Wrong answer* = *-n points*) (30 points)





9. The following figure shows the datapath design of the SNUCOM-I (i.e., snurisc5) processor.



- (1) When does the MUX A pass the first input (i.e., pc) to the output? For which instructions? (10 points)
- (2) When does the MUX $\bf A$ pass the third input (i.e., the output of the MUX $\bf B$) to the output? For which instructions? (10 points)
- (3) When does the MUX B pass the second input (i.e., pcplus4) to the output? For which instructions? (10 points)
- (4) When does the MUX $\bf C$ pass the third input (i.e., the output of ALU) to the output? For which instructions? (10 points)
- (5) When is the adder **D** used? For which instructions? (10 points)