```
1
2
3
      SoPC Oscilloscope VRAM Controller
4
  --
      Implementation of the VRAM Controller for the SoPC Oscilloscope project.
5
      The state machine generates the necessary timing signals for the VRAM
  --
6
      based on the needs of the CPU and display controller. Additionally,
7
  --
      it refreshes the VRAM as necessary whenever no other cycle is being
8
  --
  -- performed.
9
  -- The inputs to the system determine what action needs to be performed:
10
  -- cs+we requests a read or a write, while ureq requests a SAM row update.
11
12 -- The system then outputs the necessary timing signals, and a rdy/uack
13 -- signal to notify the sender of the end of the cycle.
14 -- The state machine is implemented using a Moore state machine and a state
15 | --
      assignment architecture.
16 | --
17 || --
18 -- Revision History:
       13 Apr 04 Glen George Initial template.
19 || --
        20 Feb 14 Santiago Navonne Initial revision.
20 | --
21
22
23
24
25
  -- bring in the necessary packages
26
  library ieee;
  use ieee.std logic 1164.all;
27
28
29
30
      Oscilloscope VRAM Controller entity declaration
31
32
33
  entity VRAMCtrl is
34
35
      port (
                   : in std_logic;
                                           -- read / not write
36
          we
                  : in std_logic;
                                           -- chip select
          CS
37
         ureq : in std_logic;
clk : in std_logic;
                                            -- serial row update request
38
                                            -- clock
39
         Reset : in std_logic;
40
                                           -- reset the system
         ras : out std_logic;
cas : out std_logic;
                                           -- RAS timing signal
                                           -- CAS timing signal
          trg
                  : out std logic;
                                           -- transfer/read signal
43
                  : out std_logic;
: out std_logic;
: out std_logic;
          welu
                                           -- write signal
44
          asrc
                                           -- address source selection
45
          arow
                                           -- address row/column selection
46
                  : out std_logic;
: out std_logic
          uack
                                           -- serial row update acknowledge
47
          rdy
                                           -- read/write acknowledge
48
49
  end VRAMCtrl;
50
51
52
53
54
      Oscilloscope VRAM Controller Moore State Machine
55
56
57
  architecture assign_statebits of VRAMCtrl is
58
59
       subtype states is std_logic_vector(10 downto 0); -- state type
60
61
       -- define the actual states as constants
62
63
       -- bits are: RAS CAS TRG WE ASRC AROW UACK RDY ID[2..0]
64
       constant IDLE : states := "11111100000"; -- waiting for events
65
66
       constant READ1 : states := "011111100000"; -- read state 1
67
       constant READ2
                         : states := "01011000000"; -- read state 2
```

```
READ3
                            : states := "00011000000"; -- read state 3
 69
        constant
 70
        constant
                  READ4
                            : states := "00011101000"; -- read state 4
                            : states := "11111100001";
                                                         -- read state 5
71
        constant
                  READ5
72
        constant READ6
                            : states := "11111100010"; -- read state 6
73
        constant WRITE1
                           : states := "011111100001"; -- write state 1
74
                            : states := "01101000000"; -- write state 2
        constant WRITE2
75
                                                        -- write state 3
        constant WRITE3
                            : states := "00101001000";
76
        constant WRITE4
                           : states := "111111100011"; -- write state 4
77
        constant WRITE5
                           : states := "11111100100"; -- write state 5
78
79
                           : states := "11010100000"; -- serial transfer state 1
 80
        constant SERIAL1
                           : states := "01010100000"; -- serial transfer state 2
        constant SERIAL2
 81
                           : states := "01110000000"; -- serial transfer state 3
        constant SERIAL3
 82
                           : states := "00110000000"; -- serial transfer state 4
        constant SERIAL4
83
                           : states := "111111110000"; -- serial transfer state 5
84
        constant SERIAL5
        constant SERIAL6
                           : states := "11111100101"; -- serial transfer state 6
85
86
        constant REFRESH1 : states := "101111100000"; -- refresh state 1
87
        constant REFRESH2 : states := "00111100001"; -- refresh state 2
88
        constant REFRESH3 : states := "00111100010"; -- refresh state 3
89
        constant REFRESH4 : states := "00111100011"; -- refresh state 4
90
        constant REFRESH5 : states := "11111100110"; -- refresh state 5
91
        constant REFRESH6 : states := "11111100111"; -- refresh state 6
92
93
94
        signal CurrentState : states;
                                             -- current state
        signal NextState
95
                              : states;
                                             -- next state
96
97
   begin
98
99
        -- the output is always the 8 highest bits of the encoding
100
        ras <= CurrentState(10);</pre>
101
        cas <= CurrentState(9);</pre>
102
        trg <= CurrentState(8);</pre>
103
        welu <= CurrentState(7);</pre>
104
        asrc <= CurrentState(6);</pre>
105
        arow <= CurrentState(5);</pre>
106
        uack <= CurrentState(4);</pre>
107
108
        rdy <= CurrentState(3);</pre>
109
110
        -- compute the next state (function of current state and inputs)
111
112
        transition: process (Reset, ureq, we, cs, CurrentState)
113
        begin
114
115
            case CurrentState is
                                            -- do the state transition/output
116
117
            -- transition from idle
118
                when IDLE =>
                                             -- in idle state, do transition
119
                        (ureq = '1') then
120
                                                    -- serial update request has priority
121
                        NextState <= SERIAL1;</pre>
                    elsif (cs = '0' and we = '1') then
122
                        NextState <= READ1;</pre>
                                                    -- read request
123
                    elsif (cs = '0' and we = '0') then
124
125
                        NextState <= WRITE1;</pre>
                                                     -- write request
126
                        NextState <= REFRESH1; -- nothing to do; refresh</pre>
127
                    end if;
128
129
            -- read cycle
130
                when READ1 =>
                                          -- continue read cycle
131
                    NextState <= READ2;</pre>
132
133
134
                when READ2 =>
                                          -- continue read cycle
                    NextState <= READ3;</pre>
135
136
```

```
137
                 when READ3 =>
                                            -- continue read cycle
138
                    NextState <= READ4;</pre>
139
                 when READ4 =>
140
                                            -- continue read cycle
                     NextState <= READ5;</pre>
141
142
                 when READ5 =>
                                            -- continue read cycle
143
                    NextState <= READ6;</pre>
144
145
                 when READ6 =>
                                            -- end read cycle
146
                    NextState <= IDLE;</pre>
147
148
            -- write cycle
149
                 when WRITE1 =>
                                            -- continue write cycle
150
                     NextState <= WRITE2;</pre>
151
152
                 when WRITE2 =>
                                            -- continue write cycle
153
                     NextState <= WRITE3;</pre>
154
155
                 when WRITE3 =>
                                            -- continue write cycle
156
                     NextState <= WRITE4;</pre>
157
158
                 when WRITE4 =>
                                            -- continue write cycle
159
                     NextState <= WRITE5;</pre>
160
161
                 when WRITE5 =>
162
                                            -- end write cycle
                     NextState <= IDLE;</pre>
163
164
            -- serial update cycle
165
                 when SERIAL1 =>
                                            -- continue serial cycle
166
                     NextState <= SERIAL2;</pre>
167
168
                                           -- continue serial cycle
                 when SERIAL2 =>
169
                    NextState <= SERIAL3;</pre>
170
171
                 when SERIAL3 =>
                                           -- continue serial cycle
172
                    NextState <= SERIAL4;</pre>
173
174
                 when SERIAL4 =>
                                           -- continue serial cycle
175
176
                    NextState <= SERIAL5;</pre>
177
                 when SERIAL5 =>
                                           -- continue serial cycle
178
                    NextState <= SERIAL6;</pre>
179
180
                 when SERIAL6 =>
                                           -- end serial cycle
181
                     NextState <= IDLE;</pre>
182
183
                 -- refresh cycle
184
                 when REFRESH1 =>
185
                                            -- continue refresh cycle
                     NextState <= REFRESH2;</pre>
186
187
                 when REFRESH2 =>
                                        -- continue refresh cycle
188
                     NextState <= REFRESH3;</pre>
189
190
                 when REFRESH3 =>
                                             -- continue refresh cycle
191
192
                     NextState <= REFRESH4;</pre>
193
                 when REFRESH4 =>
                                             -- continue refresh cycle
194
                     NextState <= REFRESH5;</pre>
195
196
                 when REFRESH5 =>
                                             -- continue refresh cycle
197
                     NextState <= REFRESH6;</pre>
198
199
                 when REFRESH6 =>
                                            -- end refresh cycle
200
                     NextState <= IDLE;</pre>
201
202
                     when OTHERS =>
                                                -- default; needed for compilation
203
                        NextState <= IDLE;</pre>
```

```
205
206
          end case;
207
          208
209
          end if;
210
211
212
       end process transition;
213
214
      -- storage of current state (loads the next state on the clock)
215
216
      process (clk)
217
      begin
218
219
          if clk = '1' then
220
                                      -- only change on rising edge of clock
              CurrentState <= NextState; -- save the new state information</pre>
221
          end if;
222
223
      end process;
224
225
226
227 end assign_statebits;
228
```