General Data					
SYMBOL	DEFINITION	DESCRIPTION	Z	MAX	NOTES
t prop		Propagation delay of FPGA	Ons	2ns	
tbuff		Buffer output delay		4.5ns	
tacc		Address to Data Valid delay		120ns	
e O U		Chip Enable to Data Valid delay		120ns	
thc		Address stable hold time	120ns		
t _{DF}		Chip enable to output high-Z delay		16ns	
но _т		Outputho <u>ld t</u> ime from address/CE	Ons	0	