

```

1  -----
2  --
3  -- SoPC Oscilloscope VRAM Controller
4  --
5  -- Implementation of the VRAM Controller for the SoPC Oscilloscope project.
6  -- The state machine generates the necessary timing signals for the VRAM
7  -- based on the needs of the CPU and display controller. Additionally,
8  -- it refreshes the VRAM as necessary whenever no other cycle is being
9  -- performed.
10 -- The inputs to the system determine what action needs to be performed:
11 -- cs+we requests a read or a write, while ureq requests a SAM row update.
12 -- The system then outputs the necessary timing signals, and a rdy/uack
13 -- signal to notify the sender of the end of the cycle.
14 -- The state machine is implemented using a Moore state machine and a state
15 -- assignment architecture.
16 --
17 --
18 -- Revision History:
19 --     13 Apr 04  Glen George      Initial template.
20 --     20 Feb 14  Santiago Navonne Initial revision.
21 --
22  -----
23
24
25 -- bring in the necessary packages
26 library ieee;
27 use ieee.std_logic_1164.all;
28
29
30 --
31 -- Oscilloscope VRAM Controller entity declaration
32 --
33
34 entity VRAMCtrl is
35     port (
36         we      : in  std_logic;      -- read / not write
37         cs      : in  std_logic;      -- chip select
38         ureq    : in  std_logic;      -- serial row update request
39         clk     : in  std_logic;      -- clock
40         Reset   : in  std_logic;      -- reset the system
41         ras     : out std_logic;      -- RAS timing signal
42         cas     : out std_logic;      -- CAS timing signal
43         trg     : out std_logic;      -- transfer/read signal
44         welu    : out std_logic;      -- write signal
45         asrc    : out std_logic;      -- address source selection
46         arow    : out std_logic;      -- address row/column selection
47         uack    : out std_logic;      -- serial row update acknowledge
48         rdy     : out std_logic      -- read/write acknowledge
49     );
50 end VRAMCtrl;
51
52
53
54 --
55 -- Oscilloscope VRAM Controller Moore State Machine
56 --
57
58 architecture assign_statebits of VRAMCtrl is
59
60     subtype states is std_logic_vector(10 downto 0); -- state type
61
62     -- define the actual states as constants
63
64     -- bits are: RAS CAS TRG WE ASRC AROW UACK RDY ID[2..0]
65     constant IDLE      : states := "11111100000"; -- waiting for events
66
67     constant READ1     : states := "01111100000"; -- read state 1
68     constant READ2     : states := "01011000000"; -- read state 2

```

```

69  constant READ3      : states := "0001100000"; -- read state 3
70  constant READ4      : states := "0001110100"; -- read state 4
71  constant READ5      : states := "11111100001"; -- read state 5
72  constant READ6      : states := "11111100010"; -- read state 6
73
74  constant WRITE1     : states := "01111100001"; -- write state 1
75  constant WRITE2     : states := "01101000000"; -- write state 2
76  constant WRITE3     : states := "00101001000"; -- write state 3
77  constant WRITE4     : states := "11111100011"; -- write state 4
78  constant WRITE5     : states := "11111100100"; -- write state 5
79
80  constant SERIAL1    : states := "11010100000"; -- serial transfer state 1
81  constant SERIAL2    : states := "01010100000"; -- serial transfer state 2
82  constant SERIAL3    : states := "01110000000"; -- serial transfer state 3
83  constant SERIAL4    : states := "00110000000"; -- serial transfer state 4
84  constant SERIAL5    : states := "11111110000"; -- serial transfer state 5
85  constant SERIAL6    : states := "11111100101"; -- serial transfer state 6
86
87  constant REFRESH1   : states := "10111100000"; -- refresh state 1
88  constant REFRESH2   : states := "00111100001"; -- refresh state 2
89  constant REFRESH3   : states := "00111100010"; -- refresh state 3
90  constant REFRESH4   : states := "00111100011"; -- refresh state 4
91  constant REFRESH5   : states := "11111100110"; -- refresh state 5
92  constant REFRESH6   : states := "11111100111"; -- refresh state 6
93
94  signal CurrentState : states; -- current state
95  signal NextState    : states; -- next state
96
97  begin
98
99
100  -- the output is always the 8 highest bits of the encoding
101  ras <= CurrentState(10);
102  cas <= CurrentState(9);
103  trg <= CurrentState(8);
104  welu <= CurrentState(7);
105  asrc <= CurrentState(6);
106  arow <= CurrentState(5);
107  uack <= CurrentState(4);
108  rdy <= CurrentState(3);
109
110
111  -- compute the next state (function of current state and inputs)
112
113  transition: process (Reset, ureq, we, cs, CurrentState)
114  begin
115
116      case CurrentState is -- do the state transition/output
117
118          -- transition from idle
119          when IDLE => -- in idle state, do transition
120              if (ureq = '1') then
121                  NextState <= SERIAL1; -- serial update request has priority
122              elsif (cs = '0' and we = '1') then
123                  NextState <= READ1; -- read request
124              elsif (cs = '0' and we = '0') then
125                  NextState <= WRITE1; -- write request
126              else
127                  NextState <= REFRESH1; -- nothing to do; refresh
128              end if;
129
130          -- read cycle
131          when READ1 => -- continue read cycle
132              NextState <= READ2;
133
134          when READ2 => -- continue read cycle
135              NextState <= READ3;
136

```

```

137     when READ3 =>           -- continue read cycle
138         nextState <= READ4;
139
140     when READ4 =>           -- continue read cycle
141         nextState <= READ5;
142
143     when READ5 =>           -- continue read cycle
144         nextState <= READ6;
145
146     when READ6 =>           -- end read cycle
147         nextState <= IDLE;
148
149 -- write cycle
150     when WRITE1 =>          -- continue write cycle
151         nextState <= WRITE2;
152
153     when WRITE2 =>          -- continue write cycle
154         nextState <= WRITE3;
155
156     when WRITE3 =>          -- continue write cycle
157         nextState <= WRITE4;
158
159     when WRITE4 =>          -- continue write cycle
160         nextState <= WRITE5;
161
162     when WRITE5 =>          -- end write cycle
163         nextState <= IDLE;
164
165 -- serial update cycle
166     when SERIAL1 =>         -- continue serial cycle
167         nextState <= SERIAL2;
168
169     when SERIAL2 =>         -- continue serial cycle
170         nextState <= SERIAL3;
171
172     when SERIAL3 =>         -- continue serial cycle
173         nextState <= SERIAL4;
174
175     when SERIAL4 =>         -- continue serial cycle
176         nextState <= SERIAL5;
177
178     when SERIAL5 =>         -- continue serial cycle
179         nextState <= SERIAL6;
180
181     when SERIAL6 =>         -- end serial cycle
182         nextState <= IDLE;
183
184 -- refresh cycle
185     when REFRESH1 =>        -- continue refresh cycle
186         nextState <= REFRESH2;
187
188     when REFRESH2 =>        -- continue refresh cycle
189         nextState <= REFRESH3;
190
191     when REFRESH3 =>        -- continue refresh cycle
192         nextState <= REFRESH4;
193
194     when REFRESH4 =>        -- continue refresh cycle
195         nextState <= REFRESH5;
196
197     when REFRESH5 =>        -- continue refresh cycle
198         nextState <= REFRESH6;
199
200     when REFRESH6 =>        -- end refresh cycle
201         nextState <= IDLE;
202
203     when OTHERS =>          -- default; needed for compilation
204         nextState <= IDLE;

```

```
205
206     end case;
207
208     if Reset = '1' then          -- reset overrides everything
209         NextState <= IDLE;        -- go to idle on reset
210     end if;
211
212 end process transition;
213
214
215 -- storage of current state (loads the next state on the clock)
216
217 process (clk)
218 begin
219
220     if clk = '1' then            -- only change on rising edge of clock
221         CurrentState <= NextState; -- save the new state information
222     end if;
223
224 end process;
225
226
227 end assign_statebits;
228
```