```
***********************************
1
   /*
   /*
3
                                    TRIGGER.H
                                                                              */
4
   /*
                       Data Sampling and Triggering Definitions
                                                                              */
   /*
                                                                              */
5
                                   Include File
   /*
                           Digital Oscilloscope Project
                                                                              */
   /*
                                                                              */
7
                                     EE/CS 52
   /*
                                                                              */
8
                                 Santiago Navonne
                                                                              */
9
       10
11
12
13
      This file contains the constants for the data sampling and triggering
      routines. The file includes hardware constants used to interact with the
14
15
      triggering logic; masks used to access hardware registers; PIO register
      offsets; PIO register addresses; and default configuration values.
16
17
18
     Revision History:
19
        5/30/14 Santiago Navonne Initial revision.
20
21
22
23
   /* Hardware constants */
                           38000000
                                       /* System clock frequency in Hz */
24
   #define
             CLK FREQ
   #define
             FIFO SIZE
                                       /* Size of sample FIFO in words */
25
                           512
                                       /* Shift trig level left once to convert [0, 127] -> [0, 255] */
   #define
             TRIG LEVEL SHIFT 1
26
                                       /* DC offset of front end */
   #define
             CALIBRATION 13
27
             DELAY_CONSTANT 1
                                      /* Hardware delay offset */
   #define
28
29
   #define
             MAXDELAY 0xffffffff - 1 - DELAY CONSTANT
                                       /* Maximum delay must take hardware delay offset into account */
30
31
   /* Masks */
32
33
   #define
             FIFO INT
                                      /* FIFO interrupt bit */
34
   #define
             AUTO TRIG BIT 1<<0
                                      /* Auto trigger bit is bit 0 in trigger control register */
                        1<<1
                                      /* Slope control bit is bit 1 in trigger control register */
35
   #define
             SLOPE BIT
                                      /* FIFO write enable bit is bit 2 in trigger control register */
36
   #define
             FIFO_WE_BIT
                           1<<2
             FIFO_READ BIT 1<<3
                                      /* FIFO read clock bit is bit 3 in trigger control register */
   #define
37
             FIFO RESET BIT 1<<4
   #define
                                      /* FIFO reset bit is bit 4 in trigger control register */
38
39
   /* PIO register offsets */
40
   #define
             EDGE CAP OF
                           3*WORD SIZE /* Offset of edge capture PIO register */
41
   #define
             INTMASK OF
                           2*WORD SIZE /* Offset of interrupt mask PIO register */
42
                           4*WORD SIZE /* Offset of bit set PIO register */
   #define
             SET OF
43
                           5*WORD SIZE /* Offset of bit clear PIO register */
44
   #define
             CLR OF
45
46
   /* PIO offset locations */
             TRIG CTRL SET TRIG CTRL BASE+SET OF /* Location of trigger control set bit register */
47
   #define
             TRIG CTRL CLR TRIG CTRL BASE+CLR OF /* Location of trigger control clear bit register */
48
   #define
49
   /* Default values */
50
             TRIG CTRL DEF 0b00000111 /* Initialize control register to: low read clock, inactive */
51
   #define
                                      /* (high) write enable, negative slope, auto trigger */
52
   #define
             TRIG DELAY DEF 0+DELAY CONSTANT /* Default trigger delay (desired delay + DELAY CONSTANT) *
53
             TRIG LEVEL DEF 128
                                     /* Default trigger level */
54
   #define
   #define
             DEFAULT SAMPLE RATE 19000000
                                          /* Default sample rate */
55
             TRIG PERIOD DEF CLK FREQ/DEFAULT SAMPLE RATE /* Translates into this trigger period */
56
57
```

58