```
/*
                                                                                 */
3
                                       TRIGGER.S
4
   /*
                            Data sampling and triggering
                                                                                 */
   /*
                                                                                 */
5
                            Digital Oscilloscope Project
   /*
                                       EE/CS 52
                                                                                 */
   /*
                                                                                 */
7
                                  Santiago Navonne
   /*
                                                                                 */
8
            *******************
9
10
11
12
      Data sampling and triggering control routines for the EE/CS 52 Digital
13
      Oscilloscope project. Function definitions are included in this file, and
      are laid out as follows:
14
15
       - set_sample_rate: Configures the sampling rate;
       - set_trigger: Configures the manual trigger level and slope;
16
17
       - set_delay: Configures the manual trigger delay;
18
       - start sample: Starts a new data sample with the previously configured
                       settings and passed auto-trigger configuration;
19
20
       - sample done: Checks whether a new data sample set is available, returning
                      a pointer to a buffer containing it if there is, or a NULL
21
                      pointer if there isn't;
22
23
       - sample handler: Handles sampling FIFO full interrupts;
24
       - trigger_init: Initializes the environment's shared variables and the
25
                       triggering logic circuit (resetting it), effectively
                       preparing the sampling/triggering interface for use.
26
27
28
29
      Revision History:
30
         5/29/14 Santiago Navonne Initial revision.
         6/01/14 Santiago Navonne Minor fixes; updated documentation.
31
32
         6/11/14 Santiago Navonne Changed division algorithm in set sample rate.
33
   */
34
35
   /* Includes */
   #include "general.h"
                        /* General assembly constants */
36
   #include "system.h"
                        /* Base addresses */
37
   #include "interfac.h" /* Software interface definitions */
38
   #include "trigger.h" /* Local constants */
39
40
41
   /* Variables */
42
       .section .data
                             /* No alignment necessary: variables are bytes */
43
                             /* Logical value: whether a sample is pending */
44
   sample pending: .byte 0
45
   sample: .skip FIFO_SIZE
                             /* Sample buffer */
46
47
       .section .text
                             /* Code starts here */
48
49
50
       set sample rate
51
                          This procedure configures the sampling rate of the sampling
       Description:
52
                          interface. After execution, the interface will start sampling
53
54
                          at the requested rate, rounded up to a multiple of the system
                          clock. The return value is how many samples will be acquired,
55
56
                          which is always the size of the FIFO.
57
                          If an argument of 0 is passed, the function has no effect, and
                          returns 0. The argument must however by less than or equal to
58
                          the system clock divided by two; no error checking is performed
59
60
    *
                          on this.
61
       Operation:
                          The procedure starts by error checking the value of the argument,
62
63
                          simply returning 0 if it is invalid. Then, it computes the
                          required clock period in system clock periods by dividing the
64
65
                          system clock frequency by the requested sample rate.
66
                          Finally, it saves the computed value to the trigger period
                          register, and pulses the reset bit in the control register to
67
68
                          reset the triggering logic. SIZE X is ultimately moved into
    *
69
                          r2 as constant return value.
70
71
       Arguments:
                          samples per sec - positive integer indicating the sample rate
72
                                             in samples per second (r4). The value must
                                             be less than or equal to the system clock
73
                                             divided by two.
74
75
```

```
76
        Return Value:
                            sample num - positive integer, number of samples that will be
77
                                          acquired at the desired rate (r2).
78
        Local Variables:
                            None.
79
80
81
        Shared Variables:
                            None.
82
        Global Variables:
83
                            None.
84
        Input:
85
                            None.
86
87
        Output:
                            None.
88
89
        Error Handling:
                            If the argument is zero, the function has no effect, and returns 0.
90
                            No error checking is performed on the upper bound of the sampling
91
                            rate.
92
93
     *
        Limitations:
                            Resulting sample clock is an integer multiple of the system clock;
                            corresponding rate will be greater than or equal to the requested
94
                            rate, with a difference in period less than the system clock's.
95
     *
                            Number of samples acquired must be <= FIFO SIZE per hardware
96
97
                            limitations (size of FIFO).
98
99
        Algorithms:
                            Division is performed using a repeated subtraction algorithm since
                            hardware division cannot be assumed to be available. This algorithm
100
                            is acceptable because generally very few iterations will be needed
101
                            to reach the result.
102
        Data Structures:
                            None.
103
104
     *
105
        Registers Changed: r2, r4, r8, r9.
106
107
        Revision History:
108
            5/29/14
                       Santiago Navonne
                                             Initial revision.
109
            6/01/14
                       Santiago Navonne
                                             Added error checking, expanded documentation.
110
            6/11/14
                       Santiago Navonne
                                             Changed hardware divide instruction to division
111
                                             by repeated subtraction.
112
113
        .global set sample rate
114
    set sample rate:
115
        MOV
                r2, r0
                                         /* load return value of 0 in case of error */
116
                r4, r0, set sample rate done /* error if argument is 0 */
117
        BEO
118
119
        MOVHI
                r8, %hi(CLK FREQ)
                                         /* load system clock frequency to */
120
                r8, r8, %lo(CLK_FREQ)
                                         /* find number of system clocks that takes */
        /*DIVU
                  r9, r8, r4
                                          /* by dividing the sys clk by the requested rate */
121
122
        XOR
                r9, r9, r9
                                         /* prepare register for division: r9 is quotient */
123
124
    div_check:
                                         /* check if the divisor fits in the dividend */
        BLT
                r8, r4, div done
                                         /* we're done when it doesn't any more */
125
126
                                         /* need to keep subtracting: */
    div loop:
127
        SUB
                r8, r8, r4
                                         /* subtract divisor from dividend */
128
129
        ADDI
                r9, r9, 1
                                         /* and increment quotient */
                                         /* thus repeat as needed */
130
        JMPT
                div check
131
132
    div done:
        MOVHI
                r8, %hi(TRIG_PERIOD BASE)
                                                /* load period data register address to */
133
                r8, r8, %lo(TRIG_PERIOD_BASE) /* finally save result to trigger period */
134
        ORI
        STWIO
                                         /* data, effectively setting the sample rate */
135
                r9, (r8)
136
                r8, %hi(TRIG CTRL SET) /* load trigger control bit set req address */
        MOVHI
137
                r8, r8, %lo(TRIG_CTRL_SET) /* to reset trigger logic */
138
        ORI
        MOVI
                                        /* by sending reset bit high */
                r9, FIFO RESET BIT
139
                r9, (r8)
r8, r8, WORD_SIZE
140
        STWIO
                                         /* and then move to bit clr reg */
141
        ADDI
                                         /* to send it low */
        STWIO
                r9, (r8)
142
143
        MOVI
                r2, SIZE X
                                         /* number of samples acquired is always size of display */
144
145
146
    set sample rate done:
                                         /* all done */
147
        RET
                                         /* return value is in r2 */
148
```

149 150

```
151
152
        set trigger
153
        Description:
                            This function configures the triggering settings on the sampling
154
155
                            interface. After execution, triggering will occur as soon as the
156
                            input passes the value of <level>, in the direction indicated by
157
                            <slope>. Note that these settings are only used when a sample is
158
                            started with manual triggering enabled.
159
                            The procedure first "corrects" the level, mapping it to the
        Operation:
160
                            right range ([0, 255]) and adding any necessary calibration
161
162
                            constants.
163
                            Then, it writes the slope bit to either the trigger control set
                            or clear register, depending on what action needs to be performed,
164
                            followed by the corrected level argument to the trigger level
165
166
                            register.
167
                            Finally, the reset bit within the trigger control register is
168
                            pulsed to reset the triggering logic.
169
170
        Arguments:
                            level - trigger level to be configured, as a value between 0 and
                                     127, where 0 is the most negative level, and 127 is the
171
172
                                     most positive level (r4).
173
                            slope - desired trigger slope; 1 for positive slope, 0 for
174
                                     negative slope (r5).
175
        Return Value:
                            None.
176
177
        Local Variables:
178
                            None.
179
180
        Shared Variables:
                            None.
181
182
        Global Variables:
                            None.
183
184
        Input:
                            None.
185
        Output:
186
                            None.
187
188
        Error Handling:
                            None.
189
        Limitations:
190
                            None.
191
        Algorithms:
                            None.
192
        Data Structures:
                            None.
193
194
195
        Registers Changed: r4, r8, r9, r10.
196
197
        Revision History:
            5/29/14
                       Santiago Navonne
                                              Initial revision.
198
199
            6/01/14
                       Santiago Navonne
                                             Expanded documentation.
200
201
        .global set trigger
202
        trigger:
203
    set
204
        MOVHI
                r10, %hi(TRIG LEVEL BASE) /* load trigger level register address to update */
                r10, r10, %lo(TRIG LEVEL BASE) /* the desired trigger level */
205
        ORT
                                         /\overline{*} shift the passed argument left as needed to */
206
        MOVI
                r9, TRIG LEVEL SHIFT
                                         /* make sure we output a full byte */
207
                r4, r4, r9
        SLL
        SUBI
                r4, r4, CALIBRATION
                                         /* and correct value with calibration data */
208
209
        MOVHI
                 r8, %hi(TRIG CTRL CLR) /* load control register bit clear address to */
210
                r8, r8, %lo(TRIG_CTRL_CLR) /* initially assume that we want to set */
211
        ORT
        IVOM
                r9, 2
                                         /* slope to negative (clear the bit) */
212
213
        \operatorname{SLL}
                 r5, r5, r9
                                         /* subtract argument multiplied by word size */
                                         /*
        SUB
                                            effectively moving to set bit register if enabling */
214
                r8, r8, r5
215
                                             positive slope */
216
                                         /* finally write the appropriate bit to the register */
        MOVT
                r9, SLOPE_BIT
217
218
        STWIO
                r9, (r8)
                                         /* enabling or disabling the bit as needed */
219
        STWIO
                                         /* and output desired trigger level */
220
                r4, (r10)
221
                r8, %hi(TRIG CTRL SET) /* load trigger control bit set reg address */
        MOVHI
222
                r8, r8, %lo(TRIG CTRL SET) /* to reset trigger logic */
223
        ORI
                r9, FIFO_RESET_BIT
        IVOM
                                         /* by sending reset bit high */
224
225
        STWIO
                 r9, (r8)
```

```
226
        ADDT
                r8, r8, WORD SIZE
                                         /* and then move to bit clr reg */
                r9, (r8)
227
        STWIO
                                         /* to send it low */
228
        RET
                                         /* all done, so return */
229
230
231
232
233
        set delay
234
        Description:
                            This procedure configures the sampling delay on manual triggers.
235
                            After execution, triggering will occur <delay> samples after the
236
237
                            configured level and slope settings are satisfied. Note that this
238
                            setting is only used when manual triggering is enabled.
239
                            Also note that delay must be less than MAX DELAY.
240
                            The function first corrects the argument by adding the necessary
241
        Operation:
242
                            hardware constant to it, and then outputs it to the trigger
243
                             delay register.
                            Finally, the reset bit within the trigger control register is
244
245
                            pulsed to reset the triggering logic.
246
247
        Arguments:
                            delay - unsigned integer <= MAX DELAY; trigger delay from
248
                                     trigger event in number of samples (r4).
249
250
        Return Value:
                            None.
251
        Local Variables:
252
                            None.
253
254
        Shared Variables:
                            None.
255
        Global Variables:
256
                            None.
257
258
        Input:
                            None.
259
260
        Output:
                            None.
261
262
        Error Handling:
                            None.
263
        Limitations:
                            Only positive delays less than or equal to MAX DELAY are valid.
264
265
        Algorithms:
                            None.
266
        Data Structures:
                            None.
267
268
269
        Registers Changed: r4, r10.
270
271
        Revision History:
272
            5/29/14
                                              Initial revision.
                       Santiago Navonne
273
            6/01/14
                       Santiago Navonne
                                              Expanded documentation.
274
275
276
        .global set delay
277
    set delay:
                 r10, %hi(TRIG_DELAY_BASE) /* load trigger delay register address to update */
        MOVHI
278
279
                 r10, r10, %lo(TRIG DELAY BASE) /* the desired delay time */
        ORI
                r4, r4, DELAY_CONSTANT
280
        ADDT
                                            /* add delay constant to correct argument */
                                             /* and output to delay register, effectively */
281
        STWIO
                r4, (r10)
282
                                             /* configuring delay */
283
284
        MOVHI
                 r8, %hi(TRIG_CTRL_SET)
                                            /* load trigger control bit set reg address */
        ORI
                r8, r8, %lo(TRIG CTRL SET)
                                                /* to reset trigger logic */
285
                                             /* by sending reset bit high */
                r9, FIFO_RESET_BIT
286
        MOVT
        STWIO
                r9, (r8)
287
288
        ADDI
                r8, r8, WORD SIZE
                                             /* and then move to bit clr reg */
                                             /* to send it low */
        STWIO
289
                r9, (r8)
290
291
        RET
                                             /* all done, so return */
292
293
294
295
        start_sample
296
297
        Description:
                            This procedure immediately starts sampling data. If the argument
298
                            is FALSE, sampling starts upon a trigger event. If the argument
299
                            is TRUE, sampling starts immediately.
300
                            Any previously started but incomplete samples are cancelled and
```

```
301
                            replaced.
302
303
        Operation:
                            The procedure sets or clears the auto trigger bit in the trigger
                            control register to enable or disable auto triggering.
304
                            Finally, it starts the sample by enabling writing to the FIFO
305
306
                            through the write enable bit in the control register, and resets
                            the triggering logic.
307
308
                            auto trigger - TRUE if sampling should be started
309
        Arguments:
                                            automatically (i.e. as soon as possible),
310
                                            FALSE if it should be started on a trigger
311
312
                                            event (r4).
313
314
        Return Value:
                            None.
315
        Local Variables:
                            None.
316
317
318
        Shared Variables:
                            None.
319
        Global Variables:
320
                            None.
     *
321
322
        Input:
                            None.
323
324
        Output:
                            None.
325
326
        Error Handling:
                            None.
327
328
        Limitations:
                            None.
329
     *
330
        Algorithms:
                            None.
        Data Structures:
                            None.
331
332
333
        Registers Changed: r8, r9.
334
335
        Revision History:
336
            5/29/14
                       Santiago Navonne
                                             Initial revision.
                                             Expanded documentation.
337
            6/01/14
                       Santiago Navonne
338
339
        .global start sample
340
   start sample:
341
342
                r8, %hi(TRIG CTRL CLR) /* load trigger control bit clear reg address */
        MOVHI
343
                r8, r8, %lo(TRIG CTRL CLR) /* assuming we'll clear auto trigger bit */
344
        ORI
345
        IVOM
                r9, 2
                                         /* subtract argument multiplied by word size */
346
        SLL
                r4, r4, r9
                                         /* effectively moving to set bit register if enabling */
347
        SUB
                r8, r8, r4
                                         /* auto trigger*/
348
                r9, AUTO_TRIG_BIT
349
        IVOM
                                         /* store auto trigger bit in configured register */
        STWIO
                r9, (r8)
                                         /* enabling or disabling it as needed */
350
351
        MOVHT
                                            /* load trigger control bit set reg address */
                r8, %hi(TRIG_CTRL_SET)
352
        ORI
                r8, r8, %lo(TRIG_CTRL_SET)
                                              /* to reset trigger logic */
353
                                            /* by sending reset bit high */
354
        IVOM
                r9, FIFO RESET BIT
355
        STWIO
                r9, (r8)
                                            /* and then move to bit clr reg */
                r8, r8, WORD SIZE
356
        ADDI
                                            /* to send it low */
357
        STWIO
                r9, (r8)
358
                r8, %hi(TRIG_CTRL_CLR) /* load trigger control bit clear reg address */
359
        IHVOM
360
        ORI
                r8, r8, %lo(TRIG CTRL CLR) /* to clear fifo write enable (make active) */
                                        /* which allows the fifo to be filled with samples */
                r9, FIFO_WE_BIT
361
        MOVT
                                         /* effectively starting a sample */
362
        STWIO
                r9, (r8)
363
    start sample done:
364
365
        RET
                                         /* all done, so return */
366
367
368
        sample done
369
370
371
        Description:
                            This function checks whether the started sample was completed.
                            If the sample was completed, a pointer to the buffer containing the
372
                            sampled data is provided. If the sample was not completed, a NULL
373
                            pointer is returned.
374
375
                            Note that this function returns a non-NULL pointer once per call to
```

```
376
                            start sample.
377
378
        Operation:
                            The function first checks the value of sample_pending to
                            ensure that a sample is ready. If no sample is ready, it simply
379
                            returns with NULL in r2.
380
                            Then, it resets the values of the shared variable to indicate that
381
                            a sample was completed.
382
                            Finally, the function clocks the FIFO twice to account for its
383
                            latency, and then reads FIFO SIZE bytes in a loop, storing them in
384
                            array <samples>. Note that at each iteration, reading is performed
385
                            by bit-banging the FIFO's read clock. Also note that a calibration
386
                            constant is added to each sample to account for the front end's DC
387
388
                            offset.
389
390
        Arguments:
                            None.
391
392
        Return Value:
                            *samples - pointer to bytes acquired in sample if any; NULL
393
                                       otherwise (r2).
394
        Local Variables:
                            r13 - pointer to current place in samples array.
395
396
                            r10 - number of sample currently being copied.
397
398
        Shared Variables:
                            - sample pending: logical value; zero if no sample is pending,
                                               non-zero otherwise. Read/Write.
399
400
        Global Variables: None.
401
402
                            Data samples from the FIFO.
403
        Input:
404
     *
        Output:
405
                            None.
406
        Error Handling:
407
                            None.
408
409
        Limitations:
                            None.
410
411
        Algorithms:
                            None.
        Data Structures:
                            samples - array of size FIFO_SIZE where samples are stored and
412
                                      whose pointer is returned.
413
414
        Registers Changed: r2, r8, r9, r10, r11, r12, r13, r14.
415
     *
416
417
        Revision History:
            5/29/14 Santiago Navonne
                                            Initial revision.
418
                                            Expanded documentation.
     *
419
            6/01/14
                      Santiago Navonne
420
421
        .global sample done
422
423
    sample done:
        MOV
                                        /* assume no sample ready: null pointer return val */
424
                r2, r0
        MOVIA
                r8, sample_pending
                                        /* fetch current pending value to see if this call */
425
                                        /* should be ignored */
426
        LDB
                r9, (r8)
                                            /* which is when value is zero */
        BEQ
                r0, r9, sample done done
427
428
429
        MOVIA
                r8, sample pending
                                        /* reset sample pending to indicate */
                                        /* no sample is ready for processing */
430
        STB
                r0, (r8)
431
                r12, %hi(FIFO_DATA_BASE) /* load fifo data register address */
432
        MOVHI
                r12, r12, %lo(FIFO_DATA_BASE) /* to actually read data from fifo */
433
        ORI
                r8, %hi(TRIG_CTRL_SET) /* load ctrl reg set bit addr for */
434
        MOVHI
                r8, r8, %lo(TRIG CTRL SET)
435
        ORI
                                               /* for bit banging */
                                        /* load array address to store samples */
        MOVTA
436
                r13, sample
                                        /* and also use it as return value (pointer) */
437
        MOV
                r2, r13
438
        MOV
                r10, r0
                                        /* and start a counter at 0 for looping */
                r11, FIFO SIZE
        MOVI
                                        /* which will stop at FIFO SIZE */
439
440
        IVOM
                r9, FIFO READ BIT
                                        /* finally load read clk bit for big banging */
441
                                        /* FIFO has 2 clocks latency */
442
        STWIO
                                        /* send read clock high to output sample */
443
                r9, (r8)
                                        /* and move to clear register: will send low next time */
444
        ADDI
                r8, r8, WORD SIZE
                                        /* wait for sample to actually come through */
445
        NOP
446
        STWIO
                r9, (r8)
                                        /* send read clock low to prepare for next sample */
                                        /* and move to set register: will send high next time */
                r8, r8, NEG WORD SIZE
447
        ADDI
                                        /* wait for sample to actually come through */
        NOP
448
449
450
        STWIO
                r9, (r8)
                                        /* send read clock high to output sample */
```

```
451
        ADDT
                r8, r8, WORD SIZE
                                         /* and move to clear register: will send low next time */
452
        NOP
                                         /* wait for sample to actually come through */
453
        STWIO
                r9, (r8)
                                         /* send read clock low to prepare for next sample */
                                         /* and move to set register: will send high next time */
        ADDI
                r8, r8, NEG_WORD_SIZE
454
                                         /* wait for sample to actually come through */
455
        NOP
456
457
    get_data:
                                         /* send read clock high to output sample */
458
        STWIO
                r9, (r8)
459
        ADDI
                r8, r8, WORD SIZE
                                         /* and move to clear register: will send low next time */
        NOP
                                         /* wait for sample to actually come through */
460
461
462
        LDBIO
                r14, (r12)
                                         /* read sample from fifo */
                r14, r14, CALIBRATION
463
        ADDT
                                         /* add calibration constant */
                                         /* and store it in the sample array */
464
        STBIO
                r14, (r13)
465
        STWIO
                                         /* send read clock low to prepare for next sample */
                r9, (r8)
466
467
        ADDI
                r8, r8, NEG_WORD_SIZE
                                         /* and move to set register: will send high next time */
468
                r10, r10, 1
                                         /* increment counter */
        ADDT
469
470
        ADDT
                r13, r13, 1
                                         /* and sample pointer */
        BNE
                r10, r11, get data
                                         /* and keep getting data until we reach end */
471
472
473
    sample done done:
                                         /* all done */
474
        RET
                                         /* so return with pointer (or NULL) in r2 */
475
476
477
478
        sample_handler
479
     *
480
        Description:
                            This function handles FIFO full hardware interrupts, notifying
                            the interface that a sample is ready to be read.
481
482
483
        Operation:
                            The function changes the value of shared variable sample pending
484
                            to indicate that a sample is now ready.
485
                            Then, it disables writing to the FIFO to make sure no data is
486
                            written as the FIFO is emptied.
487
                            Finally, it sends an EOI to reset the interrupt interface.
488
        Arguments:
                            None.
489
490
491
        Return Value:
                            None.
492
        Local Variables:
493
                            None.
494
495
        Shared Variables:
                            - sample_pending: logical value; zero if no sample is pending,
                                               non-zero otherwise. Write only.
496
497
498
        Global Variables:
                            None.
499
        Input:
                            None.
500
501
        Output:
                            None.
502
     *
503
504
        Error Handling:
                            None.
505
506
        Limitations:
                            None.
507
        Algorithms:
508
                            None.
509
        Data Structures:
                            None.
510
        Registers Changed: r8, r9.
511
512
513
        Revision History:
            5/29/14
                       Santiago Navonne
                                             Initial revision.
514
515
     *
            6/01/14
                       Santiago Navonne
                                             Expanded documentation.
516
517
518
        .global sample handler
    sample_handler:
519
        MOVIA
                                         /* mark sample_pending as true to indicate */
520
                r8, sample_pending
521
        TVOM
                r9, TRUE
                                         /* a sample is ready for processing */
        STB
                r9, (r8)
522
523
                r8, %hi(TRIG CTRL SET) /* load trigger control bit set reg address */
        MOVHI
524
525
                r8, r8, %lo(TRIG CTRL SET) /* to set fifo write enable (make inactive) */
```

```
526
        MOVT
                r9, FIFO WE BIT
                                         /* which prevents the fifo from being filled again */
                r9, (r8)
527
        STWIO
                                         /* effectively stopping a sample */
528
                r8, %hi(FIFO_FULL_BASE)/* write to edge capture register */
        MOVHI
529
                r8, r8, %lo(FIFO_FULL_BASE) /* to send EOI */
530
        ORI
531
        IVOM
                r9, FIFO INT
                r9, EDGE_CAP_OF(r8)
        STWIO
532
533
534
        RET
                                         /* all done, so return */
535
536
537
538
        trigger init
539
        Description:
                            This function performs all the necessary initialization of the
540
                            sampling and triggering interface, preparing shared variables
541
542
                            for use and configuring the triggering logic. It must be called
543
                            before using any of the other provided functions.
544
545
        Operation:
                            The procedure first sets the shared variable sample pending to
                            0, indicating that no sample is pending and no sample has been
546
                            started.
547
548
     *
                            Then, it resets the triggering logic using the reset bit in the
549
                            control register, and configures the default triggering level,
550
                            delay, rate, and other settings.
                            Finally, it installs the interrupt handler by sending an EOI,
551
                            using the HAL API alt ic isr register, and enabling interrupts
552
553
                            in the interrupt mask register.
554
555
        Arguments:
                            None.
556
557
        Return Value:
                            None.
558
559
        Local Variables:
                            None
560
561
        Shared Variables:
                            - sample_pending: logical value; zero if no sample is pending,
562
                                               non-zero otherwise. Write only.
563
        Global Variables:
564
                            None.
565
     *
        Input:
                            None.
566
567
        Output:
568
                            None.
569
570
        Error Handling:
                            None.
571
572
        Limitations:
                            None.
573
574
        Algorithms:
                            None.
575
        Data Structures:
                            None.
576
        Registers Changed: r4, r5, r6, r7, r8, r9.
577
     *
578
579
     *
        Revision History:
580
            5/29/14
                       Santiago Navonne
                                             Initial revision.
581
            6/01/14
                       Santiago Navonne
                                             Expanded documentation.
582
583
584
        .global trigger init
585
    trigger init:
                r8, sample_pending
                                         /* mark sample_pending as false to indicate */
586
        MOVIA
                                         /* no sample is ready for processing */
        STB
                r0, (r8)
587
588
                                             /* load trigger level reg address */
        MOVHI
                r8, %hi(TRIG LEVEL BASE)
589
                r8, r8, %lo(TRIG_LEVEL_BASE) /* to set default value */
590
        ORI
591
        IVOM
                r9, TRIG_LEVEL_DEF
        STWIO
592
                r9, (r8)
593
        MOVHI
                r8, %hi(TRIG DELAY BASE)
                                               /* load trigger delay reg address */
594
        ORI
                r8, r8, %lo(TRIG_DELAY_BASE) /* to set default value */
595
596
        MOVT
                r9, TRIG_DELAY_DEF
597
        STWIO
                r9, (r8)
598
        MOVHI
                r8, %hi(TRIG PERIOD BASE)
                                              /* load trigger period reg address */
599
600
        ORI
                r8, r8, %lo(TRIG PERIOD BASE)/* to set default value for rate */
```

```
601
        IVOM
                r9, TRIG PERIOD DEF
                r9, (r8)
602
        STWIO
603
                r8, %hi(TRIG_CTRL_SET) /* load trigger control bit set reg address */
        MOVHI
604
                r8, r8, %lo(TRIG_CTRL_SET) /* to reset trigger logic */
605
        ORI
606
        IVOM
                r9, FIFO RESET BIT
                                       /* by sending reset bit high */
        STWIO
607
                r9, (r8)
608
609
        IVOM
                r9, TRIG CTRL DEF
                                        /* load default WE, read clock, auto */
                                         /* trigger, and slope values */
        STWIO
                r9, (r8)
610
                r8, r8, WORD_SIZE
                                        /* and move to clear register */
        ADDI
611
612
        IVOM
                r9, FIFO_RESET_BIT
                                        /* to send reset bit low */
613
        STWIO
                r9, (r8)
614
615
        MOVHI
                r8, %hi(FIFO_FULL_BASE)/* write to edge capture register to send */
                r8, r8, %lo(FIFO_FULL_BASE) /* EOI to pending interrupts */
        ORI
616
617
        IVOM
                r9, FIFO_INT
                                        /* and to edge capture register to send */
618
        STWIO
                r9, EDGE CAP OF(r8)
                                        /* EOI to pending interrupts */
619
620
        ADDI
                sp, sp, NEG WORD SIZE /* register interrupt handler */
621
                                         /* push return address */
622
        STW
                ra, 0(sp)
                r4, r0
r5, FIFO_FULL_IRQ
623
        MOV
                                         /* argument ic id is ignored */
624
        IVOM
                                         /* second arg is IRQ num */
                                         /* third arg is int handler */
        MOVIA
625
                r6, sample_handler
                                         /* fourth arg is data struct (null) */
        MOV
                r7, r0
626
        ADDI
                sp, sp, NEG_WORD_SIZE
                                         /* fifth arg goes on stack */
627
                                         /* and is ignored (so 0) */
                r0, 0(sp)
        STW
628
        CALL
                alt_ic_isr_register
                                         /* finally, call setup function */
629
                sp, sp, WORD_SIZE
630
        ADDI
                                         /* clean up stack after call */
                ra, 0(sp)
                                         /* pop return address */
        LDW
631
        ADDI
                sp, sp, WORD_SIZE
632
633
634
        MOVHI
                r8, %hi(FIFO_FULL_BASE)/* write to interrupt mask register */
635
        ORI
                r8, r8, %lo(FIFO_FULL_BASE) /* to enable interrupts */
636
        MOVI
                r9, FIFO_INT
                r9, INTMASK_OF(r8)
637
        STWIO
638
639
        RET
                                         /* all done, so return */
640
641
```