General Data					
SYMBOL	DEFINITION	DESCRIPTION	N	MAX	NOTES
t prop		Propagation delay of FPGA	0ns	2ns	
t <sub>BIO</sub>		Buffer input-output delay		4.5ns	
tBOE		Buffer output enable		6.5ns	
tz		Chip selection to output enable		10ns	
t <sub>AA</sub>		Address access time		85ns	
trc		Read cycle time	85ns		
ZH <sub>1</sub>		Chip deselection to output high-Z		30ns	
ф		Output hold from address change	10ns		