

```

1  /*****
2  /*
3  /*          TRIGGER.H
4  /*          Data Sampling and Triggering Definitions
5  /*          Include File
6  /*          Digital Oscilloscope Project
7  /*          EE/CS 52
8  /*          Santiago Navonne
9  /*
10 /*****
11
12 /*
13 This file contains the constants for the data sampling and triggering
14 routines. The file includes hardware constants used to interact with the
15 triggering logic; masks used to access hardware registers; PIO register
16 offsets; PIO register addresses; and default configuration values.
17
18
19 Revision History:
20 5/30/14 Santiago Navonne Initial revision.
21 */
22
23 /* Hardware constants */
24 #define CLK_FREQ 38000000 /* System clock frequency in Hz */
25 #define FIFO_SIZE 512 /* Size of sample FIFO in words */
26 #define TRIG_LEVEL_SHIFT 1 /* Shift trig level left once to convert [0, 127] -> [0, 255] */
27 #define CALIBRATION 13 /* DC offset of front end */
28 #define DELAY_CONSTANT 1 /* Hardware delay offset */
29 #define MAXDELAY 0xFFFFFFF - 1 - DELAY_CONSTANT
30 /* Maximum delay must take hardware delay offset into account */
31
32 /* Masks */
33 #define FIFO_INT 1 /* FIFO interrupt bit */
34 #define AUTO_TRIG_BIT 1<<0 /* Auto trigger bit is bit 0 in trigger control register */
35 #define SLOPE_BIT 1<<1 /* Slope control bit is bit 1 in trigger control register */
36 #define FIFO_WE_BIT 1<<2 /* FIFO write enable bit is bit 2 in trigger control register */
37 #define FIFO_READ_BIT 1<<3 /* FIFO read clock bit is bit 3 in trigger control register */
38 #define FIFO_RESET_BIT 1<<4 /* FIFO reset bit is bit 4 in trigger control register */
39
40 /* PIO register offsets */
41 #define EDGE_CAP_OF 3*WORD_SIZE /* Offset of edge capture PIO register */
42 #define INTMASK_OF 2*WORD_SIZE /* Offset of interrupt mask PIO register */
43 #define SET_OF 4*WORD_SIZE /* Offset of bit set PIO register */
44 #define CLR_OF 5*WORD_SIZE /* Offset of bit clear PIO register */
45
46 /* PIO offset locations */
47 #define TRIG_CTRL_SET TRIG_CTRL_BASE+SET_OF /* Location of trigger control set bit register */
48 #define TRIG_CTRL_CLR TRIG_CTRL_BASE+CLR_OF /* Location of trigger control clear bit register */
49
50 /* Default values */
51 #define TRIG_CTRL_DEF 0b00000111 /* Initialize control register to: low read clock, inactive */
52 /* (high) write enable, negative slope, auto trigger */
53 #define TRIG_DELAY_DEF 0+DELAY_CONSTANT /* Default trigger delay (desired delay + DELAY_CONSTANT) */
54 #define TRIG_LEVEL_DEF 128 /* Default trigger level */
55 #define DEFAULT_SAMPLE_RATE 19000000 /* Default sample rate */
56 #define TRIG_PERIOD_DEF CLK_FREQ/DEFAULT_SAMPLE_RATE /* Translates into this trigger period */
57
58

```