

```

1 -----
2 --
3 -- Oscilloscope Digital Trigger
4 --
5 -- This is an implementation of a trigger for a digital oscilloscope in
6 -- VHDL. There are three inputs to the system, one selects the trigger
7 -- slope and the other two determine the relationship between the trigger
8 -- level and the signal level. The only output is a trigger signal which
9 -- indicates a trigger event has occurred.
10 --
11 -- The file contains multiple architectures for a Moore state machine
12 -- implementation to demonstrate the different ways of building a state
13 -- machine.
14 --
15 --
16 -- Revision History:
17 --     13 Apr 04   Glen George       Initial revision.
18 --     4 Nov 05   Glen George       Updated comments.
19 --     17 Nov 07   Glen George       Updated comments.
20 --     13 Feb 10   Glen George       Added more example architectures.
21 --     01 Mar 14   Santiago Navonne  Removed unnecessary architectures.
22 --
23 -----
24
25
26 -- bring in the necessary packages
27 library ieee;
28 use ieee.std_logic_1164.all;
29
30
31 --
32 -- Oscilloscope Digital Trigger entity declaration
33 --
34
35 entity ScopeTrigger is
36     port (
37         TS          : in std_logic;      -- trigger slope (1 -> negative, 0 -> positive)
38         TEQ         : in std_logic;      -- signal and trigger levels equal
39         TLT         : in std_logic;      -- signal level < trigger level
40         clk         : in std_logic;      -- clock
41         Reset       : in std_logic;      -- reset the system
42         TrigEvent   : out std_logic      -- a trigger event has occurred
43     );
44 end ScopeTrigger;
45
46
47 --
48 -- Oscilloscope Digital Trigger Moore State Machine
49 -- State Assignment Architecture
50 --
51 -- This architecture just shows the basic state machine syntax when the state
52 -- assignments are made manually. This is useful for minimizing output
53 -- decoding logic and avoiding glitches in the output (due to the decoding
54 -- logic).
55 --
56
57 architecture assign_statebits of ScopeTrigger is
58
59     subtype states is std_logic_vector(2 downto 0);    -- state type
60
61     -- define the actual states as constants
62     constant IDLE      : states := "000"; -- waiting for start of trigger event
63     constant WAIT_POS  : states := "001"; -- waiting for positive slope trigger
64     constant WAIT_NEG  : states := "010"; -- waiting for negative slope trigger
65     constant TRIGGER   : states := "100"; -- got a trigger event
66
67
68     signal CurrentState : states;    -- current state

```

```

69     signal NextState      : states;      -- next state
70
71 begin
72
73
74     -- the output is always the high bit of the state encoding
75     TrigEvent <= CurrentState(2);
76
77
78     -- compute the next state (function of current state and inputs)
79
80     transition: process (Reset, TS, TEQ, TLT, CurrentState)
81     begin
82
83         case CurrentState is              -- do the state transition/output
84
85             when IDLE =>                  -- in idle state, do transition
86                 if (TS = '0' and TLT = '1' and TEQ = '0') then
87                     NextState <= WAIT_POS;      -- below trigger and + slope
88                 elsif (TS = '1' and TLT = '0' and TEQ = '0') then
89                     NextState <= WAIT_NEG;      -- above trigger and - slope
90                 else
91                     NextState <= IDLE;          -- trigger not possible yet
92                 end if;
93
94             when WAIT_POS =>              -- waiting for positive slope trigger
95                 if (TS = '0' and TLT = '1') then
96                     NextState <= WAIT_POS;      -- no trigger yet
97                 elsif (TS = '0' and TLT = '0') then
98                     NextState <= TRIGGER;        -- got a trigger
99                 else
100                     NextState <= IDLE;          -- trigger slope changed
101                 end if;
102
103             when WAIT_NEG =>              -- waiting for negative slope trigger
104                 if (TS = '1' and TLT = '0' and TEQ = '0') then
105                     NextState <= WAIT_NEG;      -- no trigger yet
106                 elsif (TS = '1' and (TLT = '1' or TEQ = '1')) then
107                     NextState <= TRIGGER;        -- got a trigger
108                 else
109                     NextState <= IDLE;          -- trigger slope changed
110                 end if;
111
112             when TRIGGER =>                -- in the trigger state
113                 NextState <= IDLE;            -- always go back to idle
114
115             when others =>
116                 NextState <= IDLE;
117
118         end case;
119
120         if Reset = '1' then                -- reset overrides everything
121             NextState <= IDLE;              -- go to idle on reset
122         end if;
123
124     end process transition;
125
126
127     -- storage of current state (loads the next state on the clock)
128
129     process (clk)
130     begin
131
132         if clk = '1' then                  -- only change on rising edge of clock
133             CurrentState <= NextState;      -- save the new state information
134         end if;
135
136     end process;

```

```
137  
138  
139 end assign_statebits;  
140
```