```
1
2
3
      Oscilloscope Digital Trigger
4
  --
      This is an implementation of a trigger for a digital oscilloscope in
5
  --
      VHDL. There are three inputs to the system, one selects the trigger
6
  __
      slope and the other two determine the relationship between the trigger
7
  __
      level and the signal level. The only output is a trigger signal which
8
  __
      indicates a trigger event has occurred.
9
  __
10
  --
      The file contains multiple architectures for a Moore state machine
11
  ___
  | --
      implementation to demonstrate the different ways of building a state
12
      machine.
13
14
  | --
15
  ___
      Revision History:
16
        13 Apr 04 Glen George
                                     Initial revision.
17
          4 Nov 05 Glen George
18 || --
                                     Updated comments.
        17 Nov 07 Glen George
                                      Updated comments.
19
         13 Feb 10 Glen George
                                     Added more example architectures.
20
        01 Mar 14 Santiago Navonne Removed unnecessary architectures.
21
22
23
  ______
24
25
26
  -- bring in the necessary packages
27
  library ieee;
  use ieee.std logic 1164.all;
28
29
30
31
      Oscilloscope Digital Trigger entity declaration
32
33
34
  entity ScopeTrigger is
35
      port (
36
                    : in std_logic;
                                           -- trigger slope (1 -> negative, 0 -> positive)
          TS
37
                    : in std_logic;
          TEQ
                                           -- signal and trigger levels equal
38
          TLT
                    : in std_logic;
                                           -- signal level < trigger level
39
          clk
                    : in std_logic;
                                           -- clock
40
41
          Reset
                    : in std logic;
                                           -- reset the system
          TrigEvent : out std logic
                                           -- a trigger event has occurred
42
43
  end ScopeTrigger;
44
45
46
47
      Oscilloscope Digital Trigger Moore State Machine
48
         State Assignment Architecture
  --
49
50
      This architecture just shows the basic state machine syntax when the state
51
      assignments are made manually. This is useful for minimizing output
52
      decoding logic and avoiding glitches in the output (due to the decoding
53
      logic).
54
55
56
  architecture assign statebits of ScopeTrigger is
57
58
      subtype states is std logic vector(2 downto 0); -- state type
59
60
      -- define the actual states as constants
61
      constant IDLE
                     : states := "000"; -- waiting for start of trigger event
62
      constant WAIT_POS : states := "001"; -- waiting for positive slope trigger
63
      constant WAIT_NEG : states := "010"; -- waiting for negative slope trigger
64
                         : states := "100"; -- got a trigger event
      constant TRIGGER
65
66
67
      signal CurrentState : states;
                                        -- current state
```

```
signal NextState : states; -- next state
 69
70
71
   begin
72
73
        -- the output is always the high bit of the state encoding
74
        TrigEvent <= CurrentState(2);</pre>
75
76
77
        -- compute the next state (function of current state and inputs)
78
79
        transition: process (Reset, TS, TEQ, TLT, CurrentState)
80
        begin
81
82
             case CurrentState is
                                               -- do the state transition/output
83
84
                 when IDLE =>
                                                -- in idle state, do transition
85
                      if (TS = '0') and TLT = '1' and TEQ = '0') then
86
                          NextState <= WAIT_POS;</pre>
                                                        -- below trigger and + slope
87
                      elsif (TS = '1' and TLT = '0' and TEQ = '0') then
88
                          NextState <= WAIT_NEG;</pre>
                                                        -- above trigger and - slope
89
90
                          NextState <= IDLE;</pre>
                                                         -- trigger not possible yet
91
                      end if;
92
93
94
                 when WAIT POS =>
                                                 -- waiting for positive slope trigger
                     if (\overline{TS} = '0') and \overline{TLT} = '1') then
95
                          NextState <= WAIT POS;</pre>
                                                        -- no trigger yet
96
                      elsif (TS = '0' and \overline{T}LT = '0') then
97
                          NextState <= TRIGGER;</pre>
98
                                                         -- got a trigger
99
                          NextState <= IDLE;</pre>
                                                        -- trigger slope changed
100
                      end if;
101
102
                 when WAIT NEG =>
                                                -- waiting for negative slope trigger
103
                      if (\overline{TS} = '1' \text{ and } TLT = '0' \text{ and } TEQ = '0') then
104
                          NextState <= WAIT_NEG;</pre>
                                                       -- no trigger yet
105
                      elsif (TS = '1' and \overline{\text{(TLT = '1' or TEQ = '1')}}) then
106
                          NextState <= TRIGGER;</pre>
107
                                                         -- got a trigger
108
109
                          NextState <= IDLE;</pre>
                                                         -- trigger slope changed
                      end if;
110
111
                 when TRIGGER =>
                                                -- in the trigger state
112
                     NextState <= IDLE;</pre>
                                               -- always go back to idle
113
114
                      when others =>
115
                           NextState <= IDLE;</pre>
116
117
            end case;
118
119
             if Reset = '1' then
                                                -- reset overrides everything
120
                 NextState <= IDLE;</pre>
121
                                                -- go to idle on reset
             end if;
122
123
124
        end process transition;
125
126
        -- storage of current state (loads the next state on the clock)
127
128
        process (clk)
129
        begin
130
131
             if clk = '1' then
                                                -- only change on rising edge of clock
132
                 CurrentState <= NextState; -- save the new state information
133
134
             end if;
135
        end process;
136
```

```
end assign_statebits;

end assign_statebits;
```