ata
$\Box$
_
g
a
č

General Data					
SYMBOL	DEFINITION	DESCRIPTION	MIN	MAX	NOTES
t <sub>BIO</sub>		Buffer I/O Delay		4.5ns	
tprop		FPGA Propagation Delay		2ns	
tolk		DCLK Period	66.7ns		
I		HSync Cycle - 2100			
t√P		VSync Pulse Width - 10 H			
t VB		VSync Back Porch - 2 H			
t <sub>VD</sub>		VSync Display Period - 272 H			
t^F		VSync Front Porch - 2 H			
dH.		HSync Pulse Width - 164 CLKS	260ns	4.33us	
tнв		HSync Back Porch - 8 CLKS			
ф <sub>†</sub>		HSync Display Period - 1920 CLKS			
#		HSync Front Porch - 8 CLKS			
<sup>†</sup> SCA		VRAM Access Time (from SC)		15ns	
ноѕ <sub>т</sub>		VRAM Serial Output Hold Time (rom SC)	3ns		
sa		Data Setup Time	10ns		
ф		Data Hold Time	10ns		
tvs		VSync Setup Time	10ns		
s <sub>t</sub>		HSync Setup Time	10ns		

General Data continued...

NOTES		
MAX		
Σ	5ns	18ns
DESCRIPTION	Serial Clock Pulse Width 5ns	Serial Clock Period
DEFINITION		
SYMBOL	tsc	tscc