ಹ
¥
ñ
Ξ
2
a
_

General Data					
SYMBOL	DEFINITION	DESCRIPTION	MIN	MAX	NOTES
t prop		FPGA Propagation Delay	0	2ns	
tBIO		Buffer Input-Output Delay		4.5ns	
<sup>t</sup> BOE		Buffer Output Enable Delay		6.5ns	
t <sub>ow</sub>		Chip selection to end of write (CS1, CS2 hold time)	75ns		
t, WC		Write cycle time	85ns		
twp		Write pulse width (WE hold time)	55ns		
t AS		Address setup time	0ns		
<sup>†</sup> wHZ		Write output to high-Z (don't drive data during this delay)		30ns	
t <sub>Dw</sub>		Data to write setup time	30ns		
to <sup>†</sup>		Data hold from write time	Ons		
twR		Write recovery time	0ns		
тоно		Output disable to output high-Z delay		25ns	