```
system.h - SOPC Builder system and BSP software package information
3
     Machine generated for CPU 'nios' in SOPC Builder design 'sopc_scope_sys'
4
     SOPC Builder design path: C:/Users/tago/Dropbox/OUT/EE52/quartus/sopc scope sys.sopcinfo
5
6
7
    * Generated: Wed Jun 11 15:26:36 PDT 2014
8
9
10
    * DO NOT MODIFY THIS FILE
11
12
13
    * Changing this file will have subtle consequences
    * which will almost certainly lead to a nonfunctioning
14
    * system. If you do modify this file, be aware that your
15
    * changes will be overwritten and lost when this file
16
17
    * is generated again.
18
    * DO NOT MODIFY THIS FILE
19
20
21
22
23
    * License Agreement
24
25
    * Copyright (c) 2008
26
     Altera Corporation, San Jose, California, USA.
    * All rights reserved.
27
28
29
    * Permission is hereby granted, free of charge, to any person obtaining a
30
    * copy of this software and associated documentation files (the "Software"),
    * to deal in the Software without restriction, including without limitation
31
    * the rights to use, copy, modify, merge, publish, distribute, sublicense,
32
33
    * and/or sell copies of the Software, and to permit persons to whom the
    * Software is furnished to do so, subject to the following conditions:
34
35
     The above copyright notice and this permission notice shall be included in
36
37
      all copies or substantial portions of the Software.
38
39
    * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
    * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
40
    * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL THE
41
    * AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
42
    * LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING
43
44
    * FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER
    * DEALINGS IN THE SOFTWARE.
45
46
47
    * This agreement shall be governed in all respects by the laws of the State
48
    * of California and by the laws of the United States of America.
49
50
51
   #ifndef SYSTEM H
   #define SYSTEM H
52
53
   /* Include definitions from linker script generator */
54
   #include "linker.h"
55
56
57
58
59
    * CPU configuration
60
61
62
   #define ALT CPU ARCHITECTURE "altera nios2 qsys"
   #define ALT CPU BIG ENDIAN 0
64
   #define ALT_CPU_BREAK_ADDR 0x00240820
65
   #define ALT_CPU_CPU_FREQ 50000000u
66
  #define ALT_CPU_CPU_ID_SIZE 1
67
  #define ALT CPU CPU ID VALUE 0x00000000
68
  #define ALT CPU CPU IMPLEMENTATION "tiny"
  #define ALT_CPU_DATA_ADDR_WIDTH 0x16
70
71
  #define ALT_CPU_DCACHE_LINE_SIZE 0
   #define ALT CPU DCACHE LINE SIZE LOG2 0
72
  #define ALT CPU DCACHE SIZE 0
73
  #define ALT CPU EXCEPTION ADDR 0x00180020
74
75 #define ALT CPU FLUSHDA SUPPORTED
```

```
#define ALT CPU FREQ 50000000
    #define ALT CPU HARDWARE DIVIDE PRESENT 0
    #define ALT_CPU_HARDWARE_MULTIPLY_PRESENT 0
 78
    #define ALT_CPU_HARDWARE_MULX_PRESENT 0
 79
 80
    #define ALT_CPU_HAS_DEBUG_CORE 1
    #define ALT CPU HAS DEBUG STUB
    #define ALT_CPU_HAS_JMPI_INSTRUCTION
 82
    #define ALT CPU ICACHE LINE SIZE 0
 83
    #define ALT CPU ICACHE LINE SIZE LOG2 0
    #define ALT_CPU_ICACHE_SIZE 0
 85
    #define ALT_CPU_INST_ADDR_WIDTH 0x16
 86
 87
    #define ALT CPU NAME "nios"
 88
    #define ALT CPU RESET ADDR 0x00180000
 89
 90
 91
 92
     * CPU configuration (with legacy prefix - don't use these anymore)
 93
 94
 95
    #define NIOS2 BIG ENDIAN 0
 96
97
    #define NIOS2 BREAK ADDR 0x00240820
98
    #define NIOS2_CPU_FREQ 5000000u
    #define NIOS2_CPU_ID_SIZE 1
99
    #define NIOS2 CPU ID VALUE 0x00000000
100
    #define NIOS2 CPU IMPLEMENTATION "tiny"
101
    #define NIOS2 DATA ADDR WIDTH 0x16
103
    #define NIOS2_DCACHE_LINE_SIZE 0
    #define NIOS2_DCACHE_LINE_SIZE_LOG2 0
104
    #define NIOS2 DCACHE SIZE 0
   #define NIOS2_EXCEPTION_ADDR 0x00180020
106
    #define NIOS2 FLUSHDA SUPPORTED
107
108
    #define NIOS2 HARDWARE DIVIDE PRESENT 0
    #define NIOS2 HARDWARE MULTIPLY PRESENT 0
109
    #define NIOS2_HARDWARE_MULX_PRESENT 0
110
    #define NIOS2_HAS_DEBUG_CORE 1
111
    #define NIOS2_HAS_DEBUG_STUB
112
    #define NIOS2 HAS JMPI INSTRUCTION
113
    #define NIOS2 ICACHE LINE SIZE 0
    #define NIOS2_ICACHE_LINE_SIZE_LOG2 0
115
    #define NIOS2_ICACHE_SIZE 0
116
    #define NIOS2 INST ADDR WIDTH 0x16
117
    #define NIOS2 RESET ADDR 0x00180000
118
119
120
121
122
     * Define for each module class mastered by the CPU
123
     * /
124
125
    #define __ALTERA_AVALON_JTAG_UART
    #define __ALTERA_AVALON_PIO
127
    #define __ALTERA_GENERIC_TRISTATE_CONTROLLER
128
129
    #define ALTERA NIOS2 QSYS
130
131
132
     * System configuration
133
134
135
136
    #define ALT DEVICE FAMILY "Cyclone III"
137
    #define ALT ENHANCED INTERRUPT API PRESENT
    #define ALT IRQ BASE NULL
139
140
    #define ALT_LOG_PORT "/dev/null"
    #define ALT_LOG_PORT_BASE 0x0
141
    #define ALT LOG PORT DEV null
142
   #define ALT LOG PORT TYPE ""
143
    #define ALT NUM EXTERNAL INTERRUPT CONTROLLERS 0
    #define ALT_NUM_INTERNAL_INTERRUPT_CONTROLLERS 1
145
   #define ALT NUM INTERRUPT CONTROLLERS 1
146
    #define ALT STDERR "/dev/jtag"
147
   #define ALT_STDERR_BASE 0x241180
148
   #define ALT STDERR DEV jtag
149
150
   #define ALT STDERR IS JTAG UART
```

```
151
   #define ALT STDERR PRESENT
   #define ALT STDERR TYPE "altera avalon jtag uart"
    #define ALT_STDIN "/dev/jtag"
   #define ALT_STDIN_BASE 0x241180
154
155
   #define ALT_STDIN_DEV jtag
   #define ALT_STDIN_IS_JTAG_UART
#define ALT_STDIN_PRESENT
157
   #define ALT STDIN TYPE "altera avalon jtag uart"
158
   #define ALT STDOUT "/dev/jtag"
   #define ALT STDOUT BASE 0x241180
160
   #define ALT_STDOUT_DEV jtag
161
    #define ALT_STDOUT_IS_JTAG_UART
162
   #define ALT STDOUT PRESENT
163
   #define ALT STDOUT TYPE "altera_avalon_jtag_uart"
164
   #define ALT_SYSTEM_NAME "sopc_scope_sys"
166
167
168
    * fifo data configuration
169
170
171
172
173
    #define ALT MODULE CLASS fifo data altera avalon pio
    #define FIFO_DATA_BASE 0x241140
174
    #define FIFO_DATA_BIT_CLEARING_EDGE_REGISTER 0
175
   #define FIFO DATA BIT MODIFYING OUTPUT REGISTER 0
176
   #define FIFO DATA CAPTURE 0
   #define FIFO_DATA_DATA_WIDTH 8
178
   #define FIFO_DATA_DO_TEST_BENCH_WIRING 0
179
   #define FIFO DATA DRIVEN SIM VALUE 0
   #define FIFO DATA EDGE TYPE "NONE"
181
   #define FIFO DATA FREQ 50000000
182
   #define FIFO DATA HAS IN 1
183
184
   #define FIFO DATA HAS OUT 0
185
   #define FIFO_DATA_HAS_TRI 0
    #define FIFO_DATA_IRQ -1
186
   #define FIFO_DATA_IRQ_INTERRUPT_CONTROLLER_ID -1
187
   #define FIFO DATA IRQ TYPE "NONE"
188
   #define FIFO DATA NAME "/dev/fifo data"
189
   #define FIFO DATA RESET VALUE 0
190
   #define FIFO_DATA_SPAN 16
191
    #define FIFO DATA TYPE "altera avalon pio"
192
193
194
195
196
     * fifo_full configuration
197
198
199
    #define ALT MODULE CLASS fifo full altera avalon pio
200
    #define FIFO FULL BASE 0x241130
    #define FIFO_FULL_BIT_CLEARING_EDGE_REGISTER 0
202
    #define FIFO_FULL_BIT_MODIFYING_OUTPUT_REGISTER 0
203
    #define FIFO FULL CAPTURE 1
204
   #define FIFO FULL DATA WIDTH 1
205
   #define FIFO FULL DO TEST BENCH WIRING 0
   #define FIFO_FULL_DRIVEN_SIM_VALUE 0
   #define FIFO_FULL_EDGE_TYPE "RISING"
208
209
   #define FIFO_FULL_FREQ 50000000
   #define FIFO FULL HAS IN 1
210
   #define FIFO FULL HAS OUT 0
211
   #define FIFO FULL HAS TRI 0
212
    #define FIFO FULL IRQ 4
    #define FIFO_FULL_IRQ_INTERRUPT_CONTROLLER_ID 0
214
215
    #define FIFO_FULL_IRQ_TYPE "EDGE"
    #define FIFO_FULL_NAME "/dev/fifo_full"
216
   #define FIFO_FULL_RESET_VALUE 0
217
218
   #define FIFO FULL SPAN 16
219
   #define FIFO FULL TYPE "altera avalon pio"
220
221
222
    * hal configuration
223
224
225
     */
```

```
226
227
    #define ALT MAX FD 32
228
    #define ALT_SYS_CLK none
    #define ALT_TIMESTAMP_CLK none
229
230
231
232
233
     * jtag configuration
234
235
236
237
    #define ALT MODULE CLASS jtag altera avalon jtag uart
238
    #define JTAG BASE 0x241180
   #define JTAG IRO 0
239
    #define JTAG_IRQ_INTERRUPT_CONTROLLER_ID 0
    #define JTAG_NAME "/dev/jtag"
241
    #define JTAG_READ_DEPTH 64
242
243
    #define JTAG READ THRESHOLD 8
    #define JTAG SPAN 8
244
    #define JTAG TYPE "altera avalon jtag uart"
245
    #define JTAG WRITE DEPTH 64
247
    #define JTAG WRITE THRESHOLD 8
248
249
250
251
     * pio_0 configuration
252
     */
253
254
255
    #define ALT MODULE CLASS pio 0 altera avalon pio
    #define PIO 0 BASE 0x2410a0
256
    #define PIO 0 BIT CLEARING EDGE REGISTER 1
257
    #define PIO 0 BIT MODIFYING OUTPUT REGISTER 1
258
259
    #define PIO 0 CAPTURE 1
260
    #define PIO_0_DATA_WIDTH 6
    #define PIO_0_DO_TEST_BENCH_WIRING 0
261
    #define PIO_0_DRIVEN_SIM_VALUE 0
262
   #define PIO 0 EDGE TYPE "FALLING"
263
    #define PIO 0 FREQ 50000000
    #define PIO 0 HAS IN 1
265
    #define PIO_0_HAS_OUT 0
266
    #define PIO 0 HAS TRI 0
   #define PIO 0 IRQ 1
268
269
    #define PIO 0 IRQ INTERRUPT CONTROLLER ID 0
270
    #define PIO_0_IRQ_TYPE "EDGE"
271
    #define PIO_0_NAME "/dev/pio 0"
272
    #define PIO_0_RESET_VALUE 0
273
    #define PIO 0 SPAN 32
    #define PIO_0_TYPE "altera_avalon_pio"
274
275
276
277
278
    * ram configuration
279
280
281
    #define ALT_MODULE_CLASS_ram altera_generic_tristate_controller
282
    #define RAM_BASE 0x220000
283
284
    #define RAM_IRQ -1
    #define RAM IRQ INTERRUPT CONTROLLER ID -1
285
    #define RAM_NAME "/dev/ram"
286
    #define RAM SPAN 131072
287
288
    #define RAM TYPE "altera generic tristate controller"
289
290
291
    * rom configuration
292
293
294
295
    #define ALT MODULE CLASS rom altera generic tristate controller
296
    #define ROM BASE 0x180000
297
    #define ROM IRQ -1
298
   #define ROM IRQ INTERRUPT CONTROLLER ID -1
299
300
   #define ROM NAME "/dev/rom"
```

```
#define ROM SPAN 524288
    #define ROM TYPE "altera generic tristate controller"
303
304
305
306
    * trig ctrl configuration
307
     */
308
309
    #define ALT MODULE CLASS trig ctrl altera avalon pio
310
    #define TRIG CTRL BASE 0x241060
311
    #define TRIG CTRL BIT CLEARING EDGE REGISTER 0
312
    #define TRIG CTRL BIT MODIFYING OUTPUT REGISTER 1
313
    #define TRIG CTRL CAPTURE 0
    #define TRIG_CTRL_DATA_WIDTH 5
    #define TRIG_CTRL_DO_TEST_BENCH_WIRING 0
316
    #define TRIG_CTRL_DRIVEN_SIM_VALUE 0
317
318
    #define TRIG CTRL EDGE TYPE "NONE"
    #define TRIG CTRL FREQ 50000000
319
    #define TRIG CTRL HAS IN 0
320
    #define TRIG CTRL HAS OUT 1
322
    #define TRIG_CTRL_HAS_TRI 0
323
    #define TRIG_CTRL_IRQ -1
    #define TRIG_CTRL_IRQ_INTERRUPT_CONTROLLER_ID -1
#define TRIG_CTRL_IRQ_TYPE "NONE"
324
325
    #define TRIG CTRL NAME "/dev/trig ctrl"
326
    #define TRIG CTRL RESET VALUE 3
328
    #define TRIG_CTRL_SPAN 32
    #define TRIG_CTRL_TYPE "altera_avalon_pio"
329
330
331
332
333
     * trig delay configuration
334
335
336
337
    #define ALT_MODULE_CLASS_trig_delay altera_avalon_pio
    #define TRIG DELAY BASE 0x241120
338
    #define TRIG DELAY BIT CLEARING EDGE REGISTER 0
    #define TRIG_DELAY_BIT_MODIFYING_OUTPUT_REGISTER 0
340
    #define TRIG_DELAY_CAPTURE 0
341
    #define TRIG DELAY DATA WIDTH 32
    #define TRIG DELAY DO TEST BENCH WIRING 0
343
    #define TRIG DELAY DRIVEN SIM VALUE 0
    #define TRIG_DELAY_EDGE_TYPE "NONE"
345
    #define TRIG_DELAY_FREQ 50000000
346
347
    #define TRIG_DELAY_HAS_IN 0
    #define TRIG_DELAY_HAS_OUT 1
#define TRIG_DELAY_HAS_TRI 0
348
349
    #define TRIG DELAY IRQ -1
350
    #define TRIG DELAY IRQ INTERRUPT CONTROLLER ID -1
    #define TRIG_DELAY_IRQ_TYPE "NONE"
352
    #define TRIG_DELAY_NAME "/dev/trig_delay"
353
    #define TRIG DELAY RESET VALUE 1
354
    #define TRIG DELAY SPAN 16
355
356
    #define TRIG DELAY TYPE "altera avalon pio"
357
358
359
360
     * trig level configuration
361
     */
362
    #define ALT MODULE CLASS trig level altera avalon pio
364
    #define TRIG_LEVEL_BASE 0x241150
365
    #define TRIG_LEVEL_BIT_CLEARING_EDGE_REGISTER 0
    #define TRIG_LEVEL_BIT_MODIFYING_OUTPUT_REGISTER 0
367
    #define TRIG LEVEL CAPTURE 0
368
    #define TRIG LEVEL DATA WIDTH 8
    #define TRIG_LEVEL_DO_TEST_BENCH_WIRING 0
370
    #define TRIG_LEVEL_DRIVEN_SIM_VALUE 0
371
    #define TRIG_LEVEL_EDGE_TYPE "NONE"
    #define TRIG LEVEL FREQ 50000000
373
    #define TRIG LEVEL HAS IN 0
374
    #define TRIG LEVEL HAS OUT 1
```

```
376 #define TRIG LEVEL HAS TRI 0
   #define TRIG LEVEL IRQ -1
   #define TRIG_LEVEL_IRQ_INTERRUPT_CONTROLLER_ID -1
   #define TRIG_LEVEL_IRQ_TYPE "NONE"
379
380
   #define TRIG_LEVEL_NAME "/dev/trig_level"
   #define TRIG_LEVEL_RESET_VALUE 0
#define TRIG_LEVEL_SPAN 16
382
   #define TRIG_LEVEL_TYPE "altera_avalon_pio"
383
384
385
386
387
     * trig period configuration
388
     */
389
390
   #define ALT_MODULE_CLASS_trig_period altera_avalon_pio
391
   #define TRIG_PERIOD_BASE 0x241160
392
393
   #define TRIG PERIOD BIT CLEARING EDGE REGISTER 0
   #define TRIG PERIOD BIT MODIFYING OUTPUT REGISTER 0
394
   #define TRIG PERIOD CAPTURE 0
395
   #define TRIG PERIOD DATA WIDTH 32
397
   #define TRIG_PERIOD_DO_TEST_BENCH_WIRING 0
398
   #define TRIG_PERIOD_DRIVEN_SIM_VALUE 0
   #define TRIG_PERIOD_EDGE_TYPE "NONE"
399
   #define TRIG_PERIOD_FREQ_50000000
400
   #define TRIG PERIOD HAS IN 0
   #define TRIG PERIOD HAS OUT 1
   #define TRIG_PERIOD_HAS_TRI 0
403
   #define TRIG_PERIOD_IRQ -1
404
   #define TRIG PERIOD IRQ INTERRUPT CONTROLLER ID -1
   #define TRIG PERIOD IRQ TYPE "NONE"
406
   #define TRIG PERIOD_NAME "/dev/trig_period"
407
408
   #define TRIG PERIOD RESET VALUE 1
409
   #define TRIG_PERIOD_SPAN 16
410
   #define TRIG PERIOD TYPE "altera avalon pio"
411
412
413
414
     * vram configuration
415
     */
416
417
   #define ALT MODULE CLASS vram altera generic tristate controller
418
419
   #define VRAM BASE 0x0
420
   #define VRAM_IRQ -1
   #define VRAM_IRQ_INTERRUPT_CONTROLLER_ID -1
421
422
   #define VRAM_NAME "/dev/vram"
423
   #define VRAM SPAN 1048576
   #define VRAM_TYPE "altera_generic_tristate_controller"
424
425
426
   #endif /* SYSTEM H */
427
```