EEC 242 - VHDL cheat sheet¹ Chapter 1 and 2

1 Chapter 1

- VHDL \Rightarrow Very High Speed Integrated Circuits Hardware Description Language
- · VHDL is a concurrent language.
- · VHDL is not case sensitive.
- · Purpose:
 - Documentation
 - Simulation
- Documentation : write a comment

Characters "- -"

1.1 Entity

· Entity deceleration defines the name of the entity and lists the input and output ports.

1.1.1 Signals Names

- Signal Name specifies external interface signals
- · It can be any alphanumeric character
- · Rules:
 - Must begin with a letter (Don't begin with number or)
 - Don't end with underscore
 - No two successive underscores _ _

1.1.2 Modes

· Indicate signal direction:

```
- in : input
- out : output (whose value can only be read by other entities)
- buffer : output (whose value can be read inside the entity's architecture)
- inout : can be an input or an output.
```

1.1.3 Types

· A built in or user defined signal type:

: 0 or 1.

```
- bit_vector
                   : vector of bits.
                   : 0, 1, Z, -, L, H, U, X, W.
  std_logic
  - std logic vector : vector of std logics.
  - boolean
                   : TRUE or FALSE.
  - integer
                   : integer numbers.
  - real
                   : real numbers.
                   : character.
  - character
  - time
                   : time.
· bit & bit vector:
     - bit: 0 or 1.
     - port (C
                   : in bit;
              BYTE : in bit);
     - bit_vector : multi-bit data
     - Diffrence between to and downto
        port (to_example
                               : out bit-vector(1 to 8);
              downto_example : out bit-vector(7 downto 0));
     - to_example <= "10011000" results in
        to_example(1) = 1
        to_example(2) = 0
        to_example(3) = 0
       to_example(4) = 1
        to_example(5) = 1
        to_example(6) = 0
        to_example(7) = 0
```

 $to_example(8) = 0$

¹Taha Ahmed

```
- downto_example <= "10011000" results in
       downto_example(7) = 1
       downto_example(6) = 0
       downto_example(5) = 0
       downto_example(4) = 1
       downto_example(3) = 1
       downto_example(2) = 0
       downto_example(1) = 0
       downto_example(0) = 0
• std_logic & std_logic_vector.
     - to use this type
       Library IEEE;
       Use IEEE.std_logic_1164.all;
       Z: high impedance
       -: don't care
       U: uninitialized
       X: unknown
       W: weak unknown
       L: weak high
       H: weak low
• Integer:
     - represents a binary number
     - by default, it has 32 bits, range from -(2^{31}-1) to 2^{31}-1.
     - you can declare integer with fewer bits by Range keyword :
       Integer Range -127 to 127;
• Generic:
     - entity example1 is
          Generic (Delay : Time := 10ns);
          port(x1, x2, x3 :in std_logic;
                             :in
                                    std_logic;
               in1
               in2
                             :in
                                    std_logic;
                            :out std_logic;
               output
               val2
                                   std_logic_vector(3 downto 0))
                             :out
       end example1;
       Architecture Behavior of example1 is
       begin
        output <= in1 or in2 after Delay;</pre>
       end Behavior;
       entity CPU is
          Generic (BusWidth : Integer := 16);
          port(DataBus : inout std_logic_vector (BusWidth downto 0));
       end Cpu;
  1.2 Architecture
· specifies how the circuit operates and how it is implemented.
• Ways
     - Behavioral (Data flow / Sequential)
     - Structural
     - Combination of both
  1.2.1 Operators
 From Highest Precedence to Lowest:
        exponentiation
  ABS
  Not
  MOD
  REM
  &:
      Concatenation
```

/= : Not equal

```
<
  <=
 >=
  AND
 ΛR
 NAND
 NOR
 X0R
 XNOR
 NOT
  entity example1 is
     port(x1, x2, x3
                              std_logic;
                      :in
                       :out
                              std_logic);
          output
  end example1;
  Architecture Behavior of example1 is
 begin
   output \leftarrow (x1 and x2) or ( not x2 and x3);
  end Behavior;
  1.2.2 Signals
• Represents logic signals or wires in a circuit.
• Signals assignment operator <=

    Signal signal_name : type;

• entity example1 is
     port(x1, x2, x3 :in
                              std_logic;
                     :out std_logic);
          output
  end example1;
 Architecture Behavior of example1 is
 Signal A, B : std_logic;
 begin
 A \le x1 and x2;
 B \le not x2 and x3;
 output <= A or B;
  end Behavior;
```

1.3 Concurrent Assignment Statements

- to assign a value to a signal in an architecture body.
- Four types:
 - Simple signal assignment.
 - Selected signal assignment.
 - $\hbox{- } Conditional \ signal \ assignment.$
 - Generate statements.

1.3.1 Simple Signal Assignment

 $\bullet\,$ For a logic or arithmetic expression.

```
output <= (x1 and x2) or ( not x2 and x3);
• Assign using Others:
   Instead of writing S <= "00000000";
   write S <= (others => '0');
```

1.3.2 Selected Signal Assignment

• Assign the value of a signal to a **one of several alternatives based on a selection** criterion

1.3.3 Conditional Signal Assignment

• Assign the value of a signal to a one of several alternatives based on a Condition

```
output <= '1' WHEN x1 = x2 ELSE '0';
```

```
-- Priority Circuit
  -- Libraries to use std_logic
 Library IEEE;
 Use IEEE.std_logic_1164.all;
  -- Entity
 Entity priority is
    port(x1, x2, x3 :in
                              std_logic;
         output
                      :out std_logic_vector (1 downto 0));
  end priority;
  -- Architecture
 Architecture Behavior of priority is
  begin
  output <= "01" when x1 = '1' else
              "10" when x2 = '1' else
              "11" when x3 = '1' else
              "00";
  end Behavior;
  1.3.4 Generate Signal Assignment
· types
     - for generate.
     - if generate.
  -- Libraries to use std_logic
  Library IEEE;
 Use IEEE.std_logic_1164.all;
  -- Entity
  Entity example is
     port(input_signal
                          :in
                                  std_logic_vector (15 downto 0);
                                  std_logic_vector (7 downto 0);
          first_output
                           :out
          second_output :out std_logic_vector (0 to 7));
  end example;
  -- Architecture
 Architecture Behavior of example is
  begin
  GENERATE_EXAMPLE : for i in 0 to 7 generate
                         first_output(i) <= input_signal(i);</pre>
                         second_output(7 - i) <= input_signal(i + 8);</pre>
  end generate GENERATE_EXAMPLE;
  end Behavior;
  -- take a moment and try to understand this code.
  -- the code breaks the input to two halves, assign
  -- the first half to the first out and
  -- the reverse of the second halve to the second out
  -- input = "1110101100010110"
  -- first_output = "00010110"
  -- second_output = "11010111"
  2 Chapter 2
  2.1 Components
• Intro:
  VHDL entity defined in one file can be used as a subcircuit in another file.
· The subcircuit is called a component.
```

 Where is the deceleration? in the declaration region of an architecture.

• Example: Full adder


```
-- Libraries to use std_logic
  Library IEEE;
 Use IEEE.std_logic_1164.all;
  -- Entity
  Entity fullAdder1bit is
                           :in
     port(x, y, carryIn
                                  std_logic;
                           :out std_logic);
          sum, carryOut
  end fullAdder1bit;
  -- Architecture
 Architecture Behavior of example is
 begin
  sum <= x xor y xor carryIn;</pre>
  carryOut <= (x and y) or (x and carryIn) or (y and carryIn);</pre>
  end Behavior;
· Example: 4 bit Full adder
  -- Libraries to use std_logic
  Library IEEE;
 Use IEEE.std_logic_1164.all;
  -- Entity
  Entity fullAdder4bit is
     port(x, y :in std_logic_vector(3 downto 0);
          carryIn :in
                          std_logic;
          sum
                  :out
                          std_logic_vector(3 downto 0);
          carryOut :out std_logic);
  end fullAdder4bit;
  -- Architecture
  Architecture Behavior of example is
  -- Here we declare an intermediate signal to help us to contain carry of each stage
  Signal helpMe : std_logic_vector(1 to 3);
  -- Here we declare a component, our 1 bit full adder
  Component fullAdder1bit
                            :in
                                    std_logic;
     port(x, y, carryIn
                          out std_logic);
         sum, carryOut
  end Component;
  begin
  stage0 : fullAdder1bit PORT MAP (carryIn, x(0), y(0), sum(0), helpMe(1));
  stage1: fullAdder1bit \begin{tabular}{ll} {\bf PORT MAP (helpMe(1), x(1), y(1), sum(1), helpMe(2));} \\ \end{tabular}
  stage2 : fullAdder1bit PORT MAP (helpMe(2), x(2), y(2), sum(2), helpMe(3));
  stage3 : fullAdder1bit PORT MAP (helpMe(3), x(3), y(3), sum(3), carryOut);
  -- YOU CAN ALSO TYPE
  -- stage3 : fullAdder1bit PORT MAP (x \Rightarrow x(3), y \Rightarrow y(3),
                            carryIn => helpMe(3), sum => sum(3), carryOut => carryOut);
  end Behavior;
• Example: 4 bit Full adder (another implementation using for generate)
  -- Libraries to use std_logic
  Library IEEE;
 Use IEEE.std_logic_1164.all;
  -- Entity
  Entity fullAdder4bit is
     port(x, y :in std_logic_vector(3 downto 0);
                        std_logic;
          carryIn :in
                  :out std_logic_vector(3 downto θ);
          carryOut :out std_logic);
  end fullAdder4bit;
  -- Architecture
```

```
Architecture Structure of example is
  -- Here we declare an intermediate signal to help us to contain carry of each stage
  Signal helpMe : std_logic_vector(0 to 4)
  Component fullAdder1bit
     end Component;
  begin
  helpMe(0) <= CarryIn;
  GENERATE_LABEL : for i in 0 to 3 generate
                       fullAdder1bit PORT MAP (helpMe(i), x(i), y(i), sum(i), helpMe(i + 1));
  end generate GENERATE_LABEL;
  carryOut <= helpMe(4);</pre>
  end Structure;
• Example: 4 bit Full adder (another implementation)
  Library IEEE;
  Use IEEE.std_logic_1164.all;
  Use IEEE.std_logic_signed.all;
  Entity fullAdder4bit is
     port(x, y :in std_logic_vector(3 downto 0);
          carryIn :in std_logic;
          sum
                 :out std_logic_vector(3 downto 0);
          carryOut :out std_logic);
  end fullAdder4bit;
  Architecture Behavior of example is
  -- Here we declare an intermediate signal to help us, it will be the summation of x, y and carryIn, then we will break it to
  Signal helpMeSum : std_logic_vector(4 downto 0);
  -- No need to components here!
  begin
  helpMeSum <= ('0' \& x) + y + carryIn;
  sum <= helpMeSum(3 downto 0);</pre>
  carryOut <= helpMeSum(4);</pre>
  end Behavior;
• Example: Multiplexers 4to1
  -- Libraries to use std_logic
  Library IEEE;
  Use IEEE.std_logic_1164.all;
  -- Entity
  Entity mux4tol is
     port(w0,w1,w2,w3 :in std_logic;
          \begin{array}{lll} \text{selector} & : \text{in} & \text{std\_logic\_vector}(1 \text{ downto } \theta); \\ \text{output} & : \text{out} & \text{std\_logic}); \end{array}
  end mux4to1;
  -- Architecture
  Architecture Behavior of mux4tol is
  begin
  With selector select
          output <= w0 when "00",
                w1 when "01",
```

w2 when "10",

```
w3 when others; end Behavior;
```


• Example: Multiplexers 16to1 using 4to1 mux



```
-- Libraries to use std_logic
  Library IEEE;
  Use IEEE.std_logic_1164.all;
   -- Entity
   Entity mux16tol is
                                       std_logic_vector (0 to 15);
      port(w
                              :in
                                       std_logic_vector(3 downto 0);
             selector
                             :in
                             :out std_logic);
             output
  end mux16to1;
   -- Architecture
  Architecture Structure of mux16tol is
   -- Here we declare an intermediate signal to help us to contain outputs of first 4 muxs as input to the fifth mux
  Signal helpMe : std_logic_vector(0 to 3);
   -- Here we declare a component, our mux4to1
   Component mux4tol is
      port(w0,w1,w2,w3
                                   :in
                                            std_logic;
             selector
                                   :in
                                             std_logic_vector(1 downto 0);
             output
                                   :out std_logic);
   end Component;
  begin
  \texttt{Mux1} \; : \; \texttt{mux4to1} \; \textbf{PORT} \; \texttt{MAP} \; (\texttt{w}(\theta), \; \texttt{w}(1), \; \texttt{w}(2), \; \texttt{w}(3), \; \texttt{selector}(1 \; \textbf{downto} \; \theta), \; \texttt{helpMe}(\theta));
   \texttt{Mux2} : \texttt{mux4to1} \ \textbf{PORT} \ \texttt{MAP} \ (\texttt{w}(4), \ \texttt{w}(5), \ \texttt{w}(6), \ \texttt{w}(7), \ \texttt{selector}(1 \ \textbf{downto} \ \theta), \ \texttt{helpMe}(1)); 
  \label{eq:mux4} \textit{Mux4} : \textit{mux4to1} \ \textit{PORT} \ \textit{MAP} \ (\textit{w}(12), \ \textit{w}(13), \ \textit{w}(14), \ \textit{w}(15), \ \textit{selector}(1 \ \textit{downto} \ \theta), \ \textit{helpMe}(3));
   \text{Mux5} : \text{mux4to1} \ \textbf{PORT} \ \ \text{MAP} \ \ (\text{helpMe}(0), \ \text{helpMe}(1), \ \text{helpMe}(2), \ \text{helpMe}(3), \ \text{selector}(3 \ \ \text{downto} \ \ 2), \ \text{output}); 
  end Structure;
• Example 2 to 4 Decoder:
   Library IEEE;
  Use IEEE.std_logic_1164.all;
   Entity decoder2to4 is
      port(w
                             :in
                                       std_logic_vector(1 downto 0);
             Enable
                             :in
                                       std_logic;
```

• Example: 3 to 8 Decoder using 2 to 4 decoder:


end Behavior;



```
Library IEEE;
Use IEEE.std_logic_1164.all;
Entity decoder3to8 is
   port(w8
                    :in
                           std_logic_vector(2 downto 0);
        Enable8
                    :in
                            std_logic;
        output8
                     :out
                           std_logic_vector(0 to 7));
end decoder3to8;
Architecture Behavior of decoder3to8 is
-- Here we declare an intermediate signal to help us, we use it as intermediate enable
Signal inter_enable : std_logic_vector(0 to 1);
-- Here we declare a component, our decoder2to4
Component decoder2to4 is
                   :in std_logic_vector(1 downto 0);
   port(w
        Enable
                    :in
                          std_logic;
        output
                    :out std_logic_vector(0 to 3));
end Component;
begin
inter_enable(0) \le not w8(2) and Enable8;
inter_enable(1) <= w8(2) and Enable8;</pre>
```

```
Stage1 : decoder2to4 PORT MAP (w8(1 downto 0), inter_enable(0), output8(0 to 3) ); Stage2 : decoder2to4 PORT MAP (w8(1 downto 0), inter_enable(1), output8(10 to 10 ); end Behavior;
```

• Example: 4 to 1 multiplexer using 2 to 4 decoder:



```
Library IEEE;
Use IEEE.std_logic_1164.all;
Entity mux4tol is
   port(w0, w1, w2, w3 :in
                           std_logic;
                   :in
                           std_logic_vector(1 downto 0);
        selector
                      :out std_logic);
end mux4to1;
Architecture Behavior of mux4tol is
-- Here we declare an intermediate signal to help us, we use it to contain the output of the decoder
Signal decoder_output : std_logic_vector(0 to 3);
-- decoder is always enabled
constant enable : std_logic := '1';
-- Here we declare a component, our decoder2to4
Component decoder2to4 is
                          std_logic_vector(1 downto 0);
   port(w
                   :in
                   :in std_logic;
        Enable
                  :out std_logic_vector(0 to 3));
        output
end Component;
begin
Stage : decoder2to4 PORT MAP (selector(1 downto 0), enable, decoder_output(0 to 3) );
with decoder_output select
   output <= w0 when "1000",
            w1 when "0100",
            w2 when "0010",
            w3 when "0001";
end Behavior;
```