

ECTE250

ENGINEERING DESIGN AND MANAGEMENT 2

Winter 2025 / Spring 2025

Introduction to State Machines

Introduction to State Machines

Finite State Machine (FSM)

- A Finite State Machine is a mathematical abstraction used to design algorithms.
 - ▣ Can be implemented in digital hardware.
 - ▣ Can be implemented in software.


- All digital system can be modelled as a FSM.

Combinatorial vs Sequential

- In digital circuit theory there are two types of components: *logic* and *memory*.


- Circuits including only on logic are called *combinatorial*

- ▣ They produce always the same output for the same set of input



- Circuits including logic and memory are called *sequential*

- ▣ They may produce different outputs for the same set of inputs (it may take one or more clock cycles to compute the output)



Finite State Machine (FSM)

- A single flip flop can be in 2 states (1 or 0).
- Two flip flops can be in a total of 4 states (00, 01, 10, and 11).
- The number of state is always **FINITE**
- The flip flops can be used to determine **STATE** of a system
- Given an input, the output of the system (**MACHINE**) may be different depending the state (the state is used as well to compute the output!)

Finite State Machine (FSM)

- There are two types of FSM:

- **Moore**

- Current output depends only on the state

- **Melay**


- Current output depends on current input and current state

- An algorithm can be modelled with any of the two, Moore is likely to require more states than Melay.

State Diagram

- Diagram used to describe the behavior of systems
- State diagrams require that the system described is composed of a finite number of states
 - ▣ sometimes, this is indeed the case
 - ▣ other times this is a reasonable abstraction
- Also called State charts


State Diagram Semantic



Moore



Input




Mealy




Input/Output

State Diagram Simple Example

Moore




Mealy




State Diagram

- There can be as many input and as many output as needed.
- To improve readability, assign to states, inputs and outputs meaningful names associated with their binary value.
- Define the start state after reset (usually the state with all flip flops set to 0)





Moore Example



Melay Example



Moore and Melay Versions



Synchronous vs Asynchronous FSM

- In Synchronous FSM the inputs is evaluated synchronously with a clock signal (e.g. every time there is a rising front of the clock signal).
 - ▣ State changes and outputs are also in sync with the clock
 - ▣ We use clocked flip flops
 - ▣ ECTE250 SM is synchronous

- In Asynchronous FSM inputs are evaluated continuously

Example

- Suppose we have a vending machine that sells soda cans that costs a 2\$ each.
- Moreover we have only 3 types of coins: 1\$, 2\$ and 5\$.
- Design a state machine that determines when to dispense a can, how to return the change.
- Ignore the capacity of the stock, which means, we'll assume that there will always be can in the vending machine.
- Assume that only one action could be made in every “clock cycle” or state.
- First give back the change then dispense the can.




Example

Understanding the possibilities (there are quite few options)

- 1) entering no money
- 2) putting 1 \$ followed by another 1 \$ \Rightarrow getting the can
- 3) putting 1 \$ followed by 2\$ \Rightarrow receiving change \Rightarrow getting a can
- 4) putting 1 \$ followed by 5\$ \Rightarrow receiving change \Rightarrow getting a can
- 5) putting 2\$ and getting the can
- 6) putting 5\$ \Rightarrow receiving change \Rightarrow getting a can.

- Coin coding:
- 0\$ = "00"
- 1\$ = "01"
- 2\$ = "10"
- 5\$ = "11"



FSM in ECTE233

- In ECTE233 you will learn how to **implement** a state machine using integrated circuits.
 - ▣ From a state chart description of an FSM to a circuit.
 - State chart -> K-maps
 - K-maps -> Boolean expressions
 - Boolean Expression -> Logic gates & Flip Flops
 - Logic gates & Flip Flops -> Circuit with IC (Simulator & Hardware)
- In ECTE233 you will not learn how to Design a state machine.
You should do this independently in ECTE250.

FSM Design Recommendations

- You should design your state machine at State Chart level, and ensure that there are not design flaws.
- You can simulate the FSM state chart using software.
 - It is much easier to verify an FSM simulation at state chart level than circuit level (the circuit may not work because you introduced a bug during implementation – wrong kmaps, or equations, or circuit connections).
- Use don't care (x) where possible to simplify your implementation

FSM Design Recommendations

- The most common Design flaws are:
 - ▣ specify FSM behavior only for inputs that determine a change of state (transition).
 - Specify the inputs that will determine a transition to the same state (no state change).
 - ▣ Two having two consecutive state transitions driven by an identical input (may be correct, but difficult to verify, or you may think that is wrong because it keeps changing state)
 - Use synchronous edge detector on the input if you cant change the design.

FSM Tool

- Boole Deusto is a simple but powerful tool to design, simulate, and implement FSM
- Available for free at https://weblab.deusto.es/website/boole_deusto.html

Multisim

- In Multisim use
 - ▣ Word Generator
 - ▣ Logic Analyzer
- To automate/simplify the simulation of your FSM