


# DUAL JK NEGATIVE EDGE-TRIGGERED FLIP-FLOP

The SN54LS/74LS73A offers individual J, K, clear, and clock inputs. These dual flip-flops are designed so that when the clock goes HIGH, the inputs are enabled and data will be accepted. The logic level of the J and K inputs may be allowed to change when the clock pulse is HIGH and the bistable will perform according to the truth table as long as minimum set-up times are observed. Input data is transferred to the outputs on the negative-going edge of the clock pulse.

### LOGIC DIAGRAM (Each Flip-Flop)



## **MODE SELECT — TRUTH TABLE**

OPERATING MODE		INPUTS	OUTPUTS		
OPERATING MODE	CD	J	K	Q	Q
Reset (Clear) Toggle Load "0" (Reset) Load "1" (Set)	L H H H:	X h - h .	X h h	L q L H	ΤσΙ⊔
Hold	Н	I		q	q

H, h = HIGH Voltage Level

L, I = LOW Voltage Level


X = Don't Care


I, h (q) = Lower case letters indicate the state of the referenced input (or output) one set-up time prior to the HIGH to LOW clock transition.

# SN54/74LS73A

DUAL JK NEGATIVE EDGE-TRIGGERED FLIP-FLOP

**LOW POWER SCHOTTKY** 





# SN54/74LS73A

### **GUARANTEED OPERATING RANGES**

Symbol	Parameter		Min	Тур	Max	Unit
VCC	Supply Voltage	54 74	4.5 4.75	5.0 5.0	5.5 5.25	V
T <sub>A</sub>	Operating Ambient Temperature Range	54 74	-55 0	25 25	125 70	°C
ЮН	Output Current — High	54, 74			-0.4	mA
lOL	Output Current — Low	54 74			4.0 8.0	mA

## DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

			Limits						
Symbol	Parameter		Min	Тур	Max	Unit	Test Conditions		
V <sub>IH</sub>	Input HIGH Voltage		2.0			V	Guaranteed Input HIGH Voltage for All Inputs		
Vi. Input I OW/Veltage		54			0.7	V	Guaranteed Input	Guaranteed Input LOW Voltage for	
VIL	Input LOW Voltage	74			0.8	V	All Inputs		
VIK	Input Clamp Diode Voltage			-0.65	-1.5	V	V <sub>CC</sub> = MIN, I <sub>IN</sub> = -18 mA		
Vou	Output HIGH Voltage	54	2.5	3.5		V	$V_{CC}$ = MIN, $I_{OH}$ = MAX, $V_{IN}$ = $V_{IH}$ or $V_{IL}$ per Truth Table		
VOH	Output HIGH voltage	74	2.7	3.5		V			
W	Output LOW Voltage	54, 74		0.25	0.4	V	I <sub>OL</sub> = 4.0 mA	V <sub>CC</sub> = V <sub>CC</sub> MIN, V <sub>IN</sub> = V <sub>IL</sub> or V <sub>IH</sub>	
VOL		74		0.35	0.5	V	I <sub>OL</sub> = 8.0 mA	per Truth Table	
I	Japan HICH Current	J, K Clear Clock			20 60 80	μА	V <sub>CC</sub> = MAX, V <sub>IN</sub> = 2.7 V		
liH	Input HIGH Current	J, K Clear Clock			0.1 0.3 0.4	mA	V <sub>CC</sub> = MAX, V <sub>IN</sub> = 7.0 V		
IIL	Input LOW Current	J, K Clear, Clock			-0.4 -0.8	mA	V <sub>CC</sub> = MAX, V <sub>IN</sub> = 0.4 V		
los	Short Circuit Current (Note 1)		-20		-100	mA	V <sub>CC</sub> = MAX		
Icc	Power Supply Current				6.0	mA	V <sub>CC</sub> = MAX		

Note 1: Not more than one output should be shorted at a time, nor for more than 1 second.

# AC CHARACTERISTICS ( $T_A = 25$ °C, $V_{CC} = 5.0 \text{ V}$ )


		Limits					
Symbol	Parameter	Min	Тур	Max	Unit	Test Conditions	
fMAX	Maximum Clock Frequency	30	45		MHz	Figure 1	.,,
tPLH Propagation Delay, tPHL Clock to Output		15	20	ns	Figure 1	$V_{CC} = 5.0 V$ $C_{I} = 15 pF$	
	Clock to Output		15	20	ns	Figure 1	

# AC SETUP REQUIREMENTS $(T_A = 25^{\circ}C)$

		Limits					
Symbol	Parameter	Min	Тур	Max	Unit	Test Conditions	
t₩	Clock Pulse Width High	20			ns	Figure 1	
tw	Clear Pulse Width	25			ns	Figure 2	V <sub>CC</sub> = 5.0 V
t <sub>S</sub>	Setup Time	20			ns	Eiguro 1	
t <sub>h</sub>	Hold Time	0			ns	Figure 1	

# SN54/74LS73A

## **AC WAVEFORMS**



<sup>\*</sup>The shaded areas indicate when the input is permitted to change for predictable output performance.

Figure 1. Clock to Output Delays, Data Set-Up and Hold Times, Clock Pulse Width




Figure 2. Set and Clear to Output Delays, Set and Clear Pulse Widths