### **CSE260 Lab Report**

**Experiment Name:** 

**Familiarization of Fundamental Logic Gates** 

Submitted by

Name: Tahsin Ashrafee Susmit

ID: 20301088

Section: 09

Date: Saturday, July 3, 2021

Date :	te :.				
--------	-------	--	--	--	--

1. Name of the experiment: Familiarization of Fundamental Logic Gates

# 2. Objective:

- i. To get familianized with fundamental logic gates and demonstrate the input output melationship of 2-input AND (IC-7408), OR (IC-7432), and NOT (IC-7404) gates by constructing their truth tables.
- 11. To get familianized with other logic gates like NAND (IC-7400), NOR(IC-7402) and XNOR (IC-74266)
- 3. Required Components and Equipments:
  - i. For simulation de nequined Proteus software.

### In Proteus. De need:

i. Logic probe (BIG)

VII. NOR

ii. Logic 6-late

Viii. XOR


MA MI

iv . 012


V. NOT

VI. NAND


### Pin layout of 7408:




### Pin layout of 7432:




# Pin layout of 7404:




# Pin lagort of 7400:



### Pin layout of 7402:




# Pin layout of 7486;



Date :....

### Pinlayort of 74266:



# 5. Truth Table and Discussions: Truth table of AND gate:

Input		- 1 - 1 -
Α	В	output
0	0	0
1	0	O
0	1	0
1	1	1

### Truth table of OR gate:

Input		out pot
A	B	0 01 po 1
0	O	O
1	0	4
0	1	1
1	1	1

### Truth table of NOT gate:

Input A	tug tuc
0	1
1	0

### Truth table of NAND gate:

Input		
A	B	tugho
0	0	1
1	0	1
0	1	1
1	1	0

### Truth table of NOR gate:

Fnput		
A	В	out put
0	0	1
1	O	0
0	1	0
1	1	0

# Truth lable of XOR gate;

Input		41
A	В	by too
0	0	0
1	0	1
0	1	1
1	1	0

### Truth table of XNOR gate:

Input		
A	B	out put
0	0	1
1	0	0
0	1	0
1	1	1

### <u>Discussion</u>;

From this lab De got to know about the fundamental logic gates AND, OR, NOT. AND and OR takes two input and gives one output. If both the inputs are one then only the output will be "one". On the other hand, or gate gives "one" output even it there is one input one. Lastly, the NOT gaves the reversed output.

There are four more gates: NAND, NOR, XNOR and XOR. NAND gate is the combination of AND and Notgate wich gives the exact opposite values of AND gate. The same happens with NORgate, it is the combination of or and NoT gate. Then, in xor gate, only if one value of two is one it aill give output one. Lastly, the x MOR gate is the enact opposite of xor gate.

Morre over, in the lab are got to learn about different Ic ronstituling these gales and also learned about the simulation in proteus software.