

CSE260 Lab Report

Experiment Name: Design and Implementation of 4-bit Parallel Binary Adder

Submitted by

Name: Tahsin Ashrafee Susmit

ID: 20301088

Section: 09

Date: 15/8/2021

Name of the experiment: Design and implementation of 4-bit Parallel Binary Adder.

Objective :


- i. To understand how addition occurs in digital device
- ii. To implement adders which adds up to 4-bit binary

Required components

- i. AT-700 portable Analog / Digital laboratory
- ii. XOR, AND gate
- iii. IC 74283


Experimental Set-up:

Half Adder Circuit :




$$s = x \oplus y$$
$$c = xy$$


Full Adder :



4 bit Parallel adder



4 bit full adder cum subtractor :



Result:

Truth table of half adder:

x	y	c	s
0	0	0	0
0	1	0	1
1	0	0	1
1	1	1	0

Truth table of full adder:

x	y	z	c	s
0	0	0	0	0
0	0	1	0	1
0	1	0	0	1
0	1	1	1	0
1	0	0	0	1
1	0	1	1	0
1	1	0	1	0
1	1	1	1	1

Discussion :

* A half adder performs addition of two bits,
 $c = xy$ and $s = x \oplus y$

* For full adder, $c = \text{carry out}$, $z = \text{carry in}$

Like,

$$\begin{array}{r} \text{Carry } z \\ 0111 \\ 1011 \\ \hline 10010 \end{array}$$

* For positive bit addition s is initially 0 but in addition of negative number s is 1 initially. XOR with every single bit will give us negative of that positive number. Also in the 4 bit adder subtract we can add two negative numbers by doing XOR.