## **CSE260 Lab Report**

**Experiment Name: Design and Implementation of 4-bit Parallel** 

**Binary Adder** 

**Submitted by** 

Name: Tahsin Ashrafee Susmit

ID: 20301088

Section: 09

Date: 15/8/2021

Date:	
-------	--

Name of the expeniment: Design and implementation of A-bit Panallel Binary Adlen.


objective =

is To understand how addition occurs in digital device is To implement addens which adds up to 4-bit binary


Required components

ii AT-700 pontable Analog/ Digital Laboratory
ii xor, AND gate
iii IC 74283

Experimental Setup: Half Adden Cincuit;




## Full Adder :



4 bit Panallel adden





## Result:

Touth table of half adders:

n	y	C	5
0	0	6	0
0	\	0	١
1	0	0	. \
\	\	1	0

Truth table of full adders.

21	5	2	_	5
0	0	0	0	0
0	6	1	. 0	,
6	•	0	0	1
0	1	1	١	O
1	0	0	0	`
1	ð			0
	1	0	(	0
1	L	1	1	1

Date:....

Discussion i

\* A half adden pentions addition of two bits, c = zy and  $s = z \oplus Y$ 

# Fon full adden, c = cany out, z = conn.inLike,

01 11

1011

in addition of negative numbers sis 1 initially. XOR with every single bit will give us negative of that positive number. Also in the Abit add com substract we can add two negative numbers by doing XOR.