

Veryl: A New HDL as an Alternative to SystemVerilog

Naoya Hatta
PEZY Computing K.K.



Veryl

- A new HDL being developed as open-source software
 - Refined syntax based on SystemVerilog
 - Compile into human-readable SystemVerilog

```
/// Counter
module Counter #(
    param WIDTH: u32 = 1,
)(
    i_clk: input clock
    i_rst: input reset
    o_cnt: output logic<WIDTH>,
){
    var r_cnt: logic<WIDTH>;

    always_ff {
        if_reset {
            r_cnt = 0;
        } else {
            r_cnt += 1;
        }
    }
}
```



```
Counter
                                      SystemVerilog
module Counter #(
    parameter WIDTH = 1
    input logic
                              i clk ,
    input logic
                             i rst n,
    output logic [WIDTH-1:0] o_cnt
);
    logic [WIDTH-1:0] r_cnt;
    always ff @ (posedge i clk or negedge i rst n) begin
        if (!i rst n) begin
            r cnt \leftarrow 0;
        end else begin
            r cnt \ll r cnt + 1;
        end
    end
endmodule
```



Agenda

- Motivation
 - Enhancing SystemVerilog development
- Existing approach: Alternative HDLs
 - Overview and challenges
- Veryl: A new HDL as an alternative to SystemVerilog
 - Concept and vision
 - Key features and benefits
- Conclusion
 - Development status



Agenda

- Motivation
 - Enhancing SystemVerilog development
- Existing approach: Alternative HDLs
 - Overview and challenges
- Veryl: A new HDL as an alternative to SystemVerilog
 - Concept and vision
 - Key features and benefits
- Conclusion
 - Development status



Enhancing System Verilog Development


- Possible ways
 - 1. Introduce useful SystemVerilog features
 - 2. Introduce new tools

Introduce Useful SystemVerilog Features

- No tool supports all features completely
 - Each tool has a different support area for features
- Synthesizability is not guaranteed




- Introducing inexperienced features is challenging
 - Need to explore usable feature combinations



Introduce New Tools

- A variety of support tools for programming languages
 - e.g., linters, formatters, and specialized editors
- In contrast, it is difficult to develop such support tools for SystemVerilog
 - Complex syntax and semantics make it very challenging





- Few options for support tools in SystemVerilog
 - Very limited choice of both commercial and opensource software



Enhancing System Verilog Development

- Possible ways
 - 1. Introduce useful SystemVerilog features
 - 2. Introduce new tools



- Both approaches are difficult
- How about the existing alternative HDLs?
 - For example, Chisel

Agenda

- Motivation
 - Enhancing SystemVerilog development
- Existing approach: Alternative HDLs
 - Overview and challenges
- Veryl: A new HDL as an alternative to SystemVerilog
 - Concept and vision
 - Key features and benefits
- Conclusion
 - Development status



Overview of Existing Alternative HDLs


- Advantages over SystemVerilog
 - 1. Extensible language features
 - 2. Reuse the existing ecosystem

Extensible Language Features

- Alternative HDLs as software libraries
 - For example, Chisel is developed as a library in Scala
- Generate standard Verilog
 - Ensuring compatibility with existing EDA tools



- Flexible features integration
 - New features can be added freely without compatibility issues




Adding new features

Reuse the Existing Ecosystem

- Based on programming language
 - Compiler and tooling ecosystem can be used as is
 - Sophisticated language features compared to traditional HDLs
 - Software libraries can be easily integrated



- Quick development can be achieved
 - Both compiler and logic design



Scala ecosystem

Overview of Existing Alternative HDLs

- Advantages over SystemVerilog
 - 1. Extensible language features
 - 2. Reuse the existing ecosystem



- There are some good points
- Can alternative HDLs be used instead of SystemVerilog?

Challenges in Using Alternative HDLs

- 1. Syntax is not optimal
- 2. Semantics differences from Verilog
- 3. Interoperability with SystemVerilog

Syntax is not optimal

- Take over the base language syntax
 - Extensibility is limited
 - HDL-specific syntax can't be introduced


```
import chisel3._

class Mux2I0 extends Bundle {
    val sel = Input(UInt(1.W))
    val in0 = Input(UInt(1.W))
    val out = Output(UInt(1.W))
}

class Mux2 extends Module {
    val io = IO(new Mux2IO)
    io.out : (io.sel & io.in1) | (~io.sel & io.in0)
}

Nested function calls

are required
```




Semantics differences from Verilog

- Small code generates voluminous Verilog
 - Low readability of generated Verilog
 - Debug with generated flat signals



Debug in Verilog side is difficult




Semantics differences from Verilog

- Small changes in code cause large-scale changes in Verilog
 - Predicting induced changes is difficult



- Changing generated Verilog in detail is difficult
 - Timing improvement
 - pre/post-mask ECO flow




Interoperability with SystemVerilog

- SystemVerilog can't be used directly
 - A Verilog wrapper is required



Integrating into existing SystemVerilog projects is difficult



Challenges in Using Alternative HDLs

- 1. Syntax is not optimal
- 2. Semantics differences from Verilog
- 3. Interoperability with SystemVerilog



- The existing alternative HDLs are difficult to use as alternatives to SystemVerilog
- A new HDL is required: Veryl

Agenda

- Motivation
 - Enhancing SystemVerilog development
- Existing approach: Alternative HDLs
 - Overview and challenges
- Veryl: A new HDL as an alternative to SystemVerilog
 - Concept and vision
 - Key features and benefits
- Conclusion
 - Development status



Introduction to Veryl Concept

- Optimized syntax for synthesizable HDL
 - Designed to enhance readability and reliability
- Generate human-readable SystemVerilog
 - Ensures generated code is easy to understand and debug
- Productivity tools by default
 - Incorporates tools that enhance developer productivity automatically

Introduction to Veryl Concept

- Optimized syntax for synthesizable HDL
 - Designed to enhance readability and reliability
- Generate human-readable SystemVerilog
 - Ensures generated code is easy to understand and debug
- Productivity tools by default
 - Incorporates tools that enhance developer productivity automatically

Optimized Syntax for Synthesizable HDL

1. Basic syntax

Streamlined for easier understanding and use

2. Clock and reset

- Simplified handling of clock and reset signals
- Quickly detection of errors around clock and reset

3. Generics

Enhanced support for generics to increase flexibility and reusability

Basic Syntax

Comparison between SystemVerilog and Veryl

Introduce language features of modern programming language

```
Counter
                                     SystemVerilog
module Counter #(
   parameter WIDTH = 1
                             iclk,
    input logic
   input logic
                             i rst n,
   output logic [WIDTH-1:0] o cnt
    logic [WIDTH-1:0] r_cnt;
   always_ff @ (posedge i_clk or negedge i_rst_n) begin
       if (!i rst n) begin
           r cnt \leftarrow 0;
        end else begin
           r cnt \ll r cnt + 1;
       end
   end
   always comb begin
       o_cnt = r_cnt;
   end
endmodule
```

```
Documentation
   Counter
                               Veryl
                                               comments
module Counter #(
   param WIDTH: u32 = 1.
                                            Trailing comma
   i clk: input clock
   i rst: input reset
   o cnt: output logic < WIDTH>,
   var r_cnt: logic<WIDTH>;
                                          Simplify idiomatic syntax
   always ff {
                                          in SystemVerilog
       if reset {
           r cnt = 0;
                                                Bit width
       } else {
           r_cnt += 1;
                                                notation
                                             Context-aware
   always comb {
                                               assignment
       o cnt = r cnt;
```


- Dedicated clock and reset type
 - Sensitivity list can be omitted in single-clock modules

```
Veryl
module Counter #(
   param WIDTH: u32 = 1,
                                               Clock and reset type
   i clk: input clock
   i_rst: input reset
   o_cnt: output logic < WIDTH >,
                                              Automatically inferred
   always ff {
                                                  clock and reset
       if reset {
           o cnt = 0;
       } else {
                                                  Dedicated reset
           o cnt += 1;
                                                  condition syntax
```

- Synchronicity and polarity configurable during compiling
 - Sensitivity list and reset condition are automatically adjusted
 - Single Veryl code can be compiled for both ASIC and FPGA

```
clock_type = posedge
                                                                                               SystemVerilog
                              reset_type = async_low
                                                            always ff @ (posedge i clk or negedge i rst) begin
                                                               if (!i rst) begin
module ModuleA (
                       Veryl
                                                               end
   i clk: input clock,
   i rst: input reset,
   always ff {
       if reset {
                                                                                               SystemVerilog
                                                            always ff @ (negedge i clk) begin
                                                               if (i rst) begin
                              clock_type = negedge
                                                               end
                                                           end
                              reset_type = sync_high
```

- Synchronicity and polarity configurable during compiling
 - Special types indicating synchronicity and polarity are supported too



- Clock domain annotation
 - Annotation is mandatory in multi-clock modules
 - Unexplicit clock domain crossings are detected as error

```
annotation
                              Veryl
module ModuleA
                                              Signals belonging
   i clk a: input
                  `a clock,
                                              clock domain `a
   i_clk_b: input `b clock,
                                              Signals belonging
   o_dat_b: output `b logic,
                                              clock domain 'b
   always_ff (i_clk_a) {
       o dat a = i dat a;
                                            Assignment in the same
                                               clock domain is OK
   unsafe (cdc) {
       assign o_dat_b = i_dat_a; ___
                                           Clock domain crossing
                                            requires unsafe block
```

Generics

Type parameter to reduce code duplication


```
SystemVerilog
                                                                                                 Veryl
                                                         module SramQueue::<T> {
module SramQueueVendorA;
                                                              inst u_sram: T; •
   SramVendorA u sram();
                                                                                                              Parameterized
                                                             // queue logic
   // queue logic
                                                                                                             module instance
                                                         module Test {
module SramQueueVendorB;
                                                             // Instantiate a SramQueue by SramVendorA
   SramVendorB u sram();
                                                             inst u0 queue: SramQueue::<SramVendorA>();
   // queue logic
                                                             // Instantiate a SramQueue by SramVendorB
                                                             inst u1_queue: SramQueue::<SramVendorB>();
module Test {
                                                                                                                Actual module
   SramQueueVendorA u0 queue();
   SramQueueVendorB u1 queue();
                                                                                                            can be specified here
                                            Duplicated code
```

Introduction to Veryl Concept

- Optimized syntax for synthesizable HDL
 - Designed to enhance readability and reliability
- Generate human-readable SystemVerilog
 - Ensures generated code is easy to understand and debug
- Productivity tools by default
 - Incorporates tools that enhance developer productivity automatically

Generate Human-readable SystemVerilog

- Interoperability with SystemVerilog
 - Reuse the existing SystemVerilog codebase
 - Introduce Veryl to the existing SystemVerilog project gradually
- Debug with SystemVerilog features
 - struct and interface can be used in waveform viewers




Generate Human-readable SystemVerilog

- Consistent semantics with SystemVerilog
 - Predictable changes in generated
 SystemVerilog when modifying Veryl code



- Generated SystemVerilog can be finely tuned
 - Timing improvement and pre/post-mask ECO flow can be applied



Introduction to Veryl Concept

- Optimized syntax for synthesizable HDL
 - Designed to enhance readability and reliability
- Generate human-readable SystemVerilog
 - Ensures generated code is easy to understand and debug
- Productivity tools by default
 - Incorporates tools that enhance developer productivity automatically

Productivity Tools by Default

- Real-time diagnostics
 - Editor integration using standardized language server protocol

Visual Studio Code


Vim

Productivity Tools by Default

- Automatic document generation
 - Supports Markdown format and waveform description

```
Veryl
   This is a sample module.
        wavedrom
     {signal: [
       {name: 'i_clk', wave: 'p.....'},
       {name: 'i_dat', wave: 'x.=x...', data: ['data']},
{name: 'o_dat', wave: 'x...=x.', data: ['data']},
pub module Sample #(
    /// Data Width
    param WIDTH: u32 = 1.
    i clk: input clock
    i_dat: input logic<WIDTH>, /// Input Data
    o dat: output logic<WIDTH>, /// Output Data
```







Productivity Tools by Default

- Other features
 - Auto formatting for cleaner, standardized code layout
 - Integrated unit testing to streamline testing process
 - Ability to publish projects as libraries for easy reuse
 - Dependency management for efficient handling of project dependencies

Agenda

- Motivation
 - Enhancing SystemVerilog development
- Existing approach: Alternative HDLs
 - Overview and challenges
- Veryl: A new HDL as an alternative to SystemVerilog
 - Concept and vision
 - Key features and benefits
- Conclusion
 - Development status



Conclusion

- Veryl: A new HDL as an alternative to SystemVerilog
 - Optimized syntax for synthesizable HDL
 - Generate human-readable SystemVerilog
 - Productivity tools by default
- Open-source development
 - Developed as open-source software
 - Available on GitHub: https://github.com/veryl-lang/veryl

Development Status

Project Status

• GitHub Stars : 448

• Commits : 1778

• Issues : 54 Open, 211 Closed

Pull Requests: 0 Open, 563 Closed


• Contributors : 9

Resources

Official site
 https://veryl-lang.org

Language reference : https://doc.veryl-lang.org/book/

Playground : https://doc.veryl-lang.org/playground/



Questions

