

Accelerator-Based Programming - 1TD055

ASSIGNMENT 1: USING THE CPU AND THE GPU

Jyong-Jhih Lin

September 18, 2022

0 Hardware information

snowy CPU:

```
x86 64
     Architecture:
    CPU op-mode(s):
Byte Order:
                                      32-bit, 64-bit
                                      Little Endian
 3
     CPU(s):
                                      16
     On-line CPU(s) list:
 6
     Thread(s) per core:
     Core(s) per socket:
                                      8
     Socket(s):
     NUMA node(s):
 9
10
     Vendor ID:
                                      GenuineIntel
11
     CPU family:
     Model:
                                       45
13
     Model name:
                                      Intel(R) Xeon(R) CPU E5-2660 0 @ 2.20GHz
14
     Stepping:
     CPU MHz:
                                      1200.000
15
     CPU max MHz:
                                      2200.0000
16
                                       1200.0000
     CPU min MHz:
     BogoMIPS:
                                      4388.80
18
19
     Virtualization:
                                      VT – x
20
     L1d cache:
                                      32K
21
    L1i cache:
                                      32K
     L2 cache:
22
                                       256K
     L3 cache:
                                      20480K
     NUMA nodeO CPU(s):
25
     NUMA node1 CPU(s):
                                      8-15
26
     Flags:
                                      fpu vme de pse tsc msr pae mce cx8 apic sep mtrr pge mca cmov pat pse36 clflush dts
           acpi mmx fxsr sse sse2 ss ht tm pbe syscall nx pdpe1gb rdtscp lm constant_tsc arch_perfmon pebs bts rep_good nopl xtopology nonstop_tsc aperfmperf eagerfpu pni pclmulqdq dtes64 monitor ds_cpl vmx smx est tm2 ssse3 cx16 xtpr pdcm pcid dca sse4_1 sse4_2 x2apic popcnt tsc_deadline_timer aes xsave avx lahf_lm epb ssbd ibrs ibpb stibp tpr_shadow vnmi flexpriority ept vpid xsaveopt dtherm ida arat pln pts
           md_clear spec_ctrl intel_stibp flush_11d
```

snowy memory:

```
Handle 0x1100, DMI type 17, 40 bytes
   Memory Device
3
   Array Handle: 0x1000
Error Information Handle: Not Provided
    Total Width: 72 bits
    Data Width: 64 bits
   Size: 32 GB
   Form Factor: DIMM
9
   Set: None
   Locator: PROC 1 DIMM 1
10
   Bank Locator: Not Specified
11
    Type: DDR3
   Type Detail: Synchronous LRDIMM
    Speed: 1333 MT/s
14
15
   Manufacturer: HP
   Serial Number: Not Specified
16
    Asset Tag: Not Specified
17
   Part Number: 647654-081
   Rank: 4
19
20
    Configured Memory Speed: 1333 MT/s
   Minimum Voltage: 1.35 V
Maximum Voltage: 1.5 V
21
22
23
    Configured Voltage: 1.35 V
24
25
26
   DDR3-1333 4-channel memory total bandwidth = 1333e6(T/s) * 64(bits) * 4(channels) / 8e9(GBytes/s)
27
    = 42.656(GBytes/s)
```

nvidia T4:

```
| NVIDIA-SMI 515.65.01 | Driver Version: 515.65.01 | CUDA Version: 11.7
      ame Persistence-M| Bus-Id Disp.A | Volatile Uncorr. ECC |
3
   GPU Name
  | Fan Temp Perf Pwr:Usage/Cap| Memory-Usage | GPU-Util Compute M.
6
                                            MIG M.
               On | 00000000:08:00.0 Off | 0%
  8
                                             0 1
9
                                          Default |
10
                                             N/A |
12
13
14
  | Processes:
                                         GPU Memory |
  | GPU GI
          CI
               PID Type Process name
15
16
       ID
          ID
                                         Usage
  |-----
```

```
18 | No running processes found | 19 +-----+
```

DELL Precision 7760 CPU:

```
Architecture:
    CPU op-mode(s):
                                                32-bit, 64-bit
 3
    Byte Order:
                                                Little Endian
 4
    Address sizes:
                                                39 bits physical, 48 bits virtual
    CPU(s):
                                                12
    On-line CPU(s) list:
 6
                                                0-11
    Thread(s) per core:
    Core(s) per socket:
 a
    Socket(s):
    NUMA node(s):
10
    Vendor ID:
                                                GenuineIntel
11
    CPU family:
12
    Model:
                                                141
13
    Model name:
                                                Intel(R) Xeon(R) W-11855M CPU @ 3.20GHz
15
    {\tt Stepping:}
    CPU MHz:
CPU max MHz:
16
                                                3200,000
                                                4900.0000
17
    CPU min MHz:
                                                800.0000
18
    BogoMIPS:
                                                6374.40
    Virtualization:
                                                VT-x
21
    L1d cache:
                                                288 KiB
22
    L1i cache:
                                                192 KiB
23
    L2 cache:
                                                7.5 MiB
    L3 cache:
                                                18 MiB
24
    NUMA nodeO CPU(s):
25
                                                0-11
    Vulnerability Itlb multihit:
                                                Not affected
    Vulnerability L1tf:
27
                                                Not affected
28
    Vulnerability Mds:
                                                Not affected
    Vulnerability Meltdown:
Vulnerability Mmio stale data:
29
                                                Not affected
30
                                                Not affected
    Vulnerability Spec store bypass: Mitigation; Speculative Store Bypass disabled via prctl and seccomp
31
    Vulnerability Spectre v1:
                                                Mitigation; usercopy/swapgs barriers and __user pointer sanitization
    Vulnerability Spectre v2:
                                                Mitigation; Enhanced IBRS, IBPB conditional, RSB filling
33
34
    Vulnerability Srbds:
                                                Not affected
    Vulnerability Tsx async abort: Not affected
35
          s: fpu vme de pse tsc msr pae mce cx8 apic sep mtrr pge mca cmov pat pse36 clflush dts acpi mmx fxsr sse sse2 ss ht tm pbe syscall nx pdpe1gb rdtscp lm constant_tsc art
36
    Flags:
          arch_perfmon pebs bts rep_good nopl xtopology nonstop_tsc cpuid aperfmperf tsc_known_freq pni pclmulqdq
            dtes64 monitor ds_cpl vmx smx est tm2 ssse3 sdbg fma cx16 xtpr pdcm pcid sse4_1 sse4_2 x2apic movbe
          popent tsc_deadline_timer aes xsave avx f16c rdrand lahf_lm abm 3dnowprefetch cpuid_fault epb cat_12
          invpcid_single cdp_12 ssbd ibrs ibpb stibp ibrs_enhanced tpr_shadow vnmi flexpriority ept vpid ept_ad fsgsbase tsc_adjust bmi1 avx2 smep bmi2 erms invpcid rdt_a avx512f avx512dq rdseed adx smap avx512ifma clflushopt clwb intel_pt avx512cd sha_ni avx512bw avx512vl xsaveopt xsavec xgetbv1 xsaves split_lock_detect dtherm ida arat pln pts hwp_hwp_notify hwp_act_window hwp_epp hwp_pkg_req avx512vbmi umip pku ospke avx512_vbmi2 gfni vaes vpclmulqdq avx512_vnni avx512_bitalg tme avx512_vpopcntdq rdpid
          movdiri movdir64b fsrm avx512_vp2intersect md_clear flush_l1d arch_capabilities
```

DELL Precision 7760 memory:

```
Handle 0x1100, DMI type 17, 92 bytes
    Memory Device
 3
         Array Handle: 0x1000
         Error Information Handle: Not Provided Total Width: 72 bits
 4
 5
         Data Width: 64 bits
 6
         Size: 32 GB
         Form Factor: SODIMM
 q
         Set: None
         Locator: DIMM C
10
         Bank Locator: BANK O
Type: DDR4
11
12
         Type Detail: Synchronous
         Speed: 2933 MT/s
14
15
         Manufacturer: 01980000802C
16
         Serial Number: 97B0B609
Asset Tag: 04212100
17
         Part Number: 9965657-029.A00G
18
19
         Rank: 2
         Configured Memory Speed: 2933 MT/s
20
         Minimum Voltage: Unknown
21
22
         Maximum Voltage: Unknown
         Configured Voltage: 1.2 V
Memory Technology: DRAM
23
24
         Memory Operating Mode Capability: Volatile memory
25
         Firmware Version: Not Specified
Module Manufacturer ID: Bank 2, Hex 0x98
26
27
28
         Module Product ID: Unknown
29
         Memory Subsystem Controller Manufacturer ID: Unknown
30
         Memory Subsystem Controller Product ID: Unknown
         Non-Volatile Size: None
31
         Volatile Size: 32 GB
         Cache Size: None
```

nvidia A3000:

NVI							510.47.03			
GPU Fan	[]	Name Temp	Perf	Persiste Pwr:Usag	nce-M ;e/Cap	Bus-Id		Volatile GPU-Util	Uncor	r. ECC ute M. MIG M.
O N/A		NVIDIA 58C	RTX PO	A300 36W /	Off N/A	00000000 1606Mi	0:01:00.0 On B / 6144MiB	 100% 	D	N/A efault N/A
+										
Pro		sses: GI ID	CI	PID	71	e Proce		========	Usage	
	0	N/A		3964			lib/xorg/Xor			 109MiB
1	0	N/A	N/A	12824			lib/xorg/Xor			
l '	0		N/A	12940			bin/gnome-sh		:	
	0	N/A	N/A	30513			833701939078			
1 '	0	N/A	N/A	215156			2021a/bin/gln			3MiB
	0	N/A	N/A	216972			L_KHR_blend_e	•		5MiB
	0	N/A	N/A	284196		C ./str	eam triad cu	da		113MiB

$1 \quad Task 1$

Done.

2 Task 2




Figure 1: x-axis=array length N

The vertical line L1, L2, and L3 are drew at the x position when array size N*3 = cache size. Therefore they are used to indicate in which memory region the data points are.

The sub-figure 1a shows that when the array size is large and stored in the DRAM, the O2 and O3 program performances are bounded by the DRAM bandwidth which is approximately 12.5 GB/s in my test. However, I cannot explain why the memory throughput is much lower than the DDR3-4ch 42.6 GB/s and slightly above the DDR3-1ch 10.6 GB/s.

The sub-figure 1b shows that when the array size is within the L3 cache size, the O2 program is bounded by its own calculation performance which is approximately 16.8 GB/s and the O3 program is bounded by the L3 bandwidth which is approximately 26.9 GB/s. However, I cannot explain why there is a slow curve drop starting at N=1e6 in both O2 and O3 programs.

The sub-figure 1c shows that when the array size is within the L2 cache size, the O2 program is bounded by its own calculation performance which is approximately 17.7 GB/s, which is very close to the result in the sub-figure 1b, and the O3 program is bounded by the L2 bandwidth which is approximately 50.4 GB/s. However, I cannot explain why there is a slow curve drop starting at N=1.5e4 in the O3 programs.

The sub-figure 1d shows that when the array size is within the L1 cache size, the O2 program is bounded by its own calculation performance which is approximately 17.7 GB/s, which is very consistent with the result in the sub-figure 1b and 1c. The O2 program reaches its maximum performance approximately at N=256. The O3 program reaches its maximum performance approximately 70 GB/s. However, due to the lack of the detailed runtime information such as the SIMD execution length, the CPU frequency, and etc., I cannot determine the

O3 program is bounded by its calculation performance or L1 bandwidth. There is a obvious performance drop between N=256 and N=288 for the O3 program, which I cannot explain it either. My guess would be the transition between the register memory to the L1 cache memory.




Figure 2: x-axis=array length N

The sub-figure 2a shows that the O2 and O3 program performances are the same in the DRAM region.

The sub-figure 2b shows that the O3/O2 performance ratio is approximately 1.6 in the L3 cache region. However, there is a slow curve drop starting at N=1e6. which is discussed above.

The sub-figure 2c shows that the O3/O2 performance ratio is approximately 2.8 in the L2 cache region. The same slow curve drop at N=1.5e4 due to the O3 program performance drop.

The sub-figure 2d shows that the O3/O2 performance ratio is approximately 3.9 in the L1 cache region. The same curve drop between N=256 and N=288. In the very small N region, the O3/O2 ratio reaches the maximum approximately 5.6 at N=40 and then slowly decreases until N=256. Sadly, I cannot give a theoretical explanation on the behavior of the ratio in this plot.

3 Task 3