APMA2822B Assignment 3: GPU-Accelerated Poisson Solver

Taj Gillin

November 15, 2024

1 Introduction

This assignment implements a GPU-accelerated solver for the 2D Poisson equation using both single-GPU and multi-GPU approaches. On the unit square domain $[0,1] \times [0,1]$, we solve:

$$\frac{\partial^2 u}{\partial x^2} + \frac{\partial^2 u}{\partial y^2} = f(x, y) \tag{1}$$

Using second-order finite differences on an $N \times N$ grid (N = 200), we approximate the derivatives as:

$$\frac{\partial^2 u}{\partial x^2} \approx \frac{u_{i-1,j} - 2u_{i,j} + u_{i+1,j}}{\Delta x^2} \tag{2}$$

$$\frac{\partial^2 u}{\partial y^2} \approx \frac{u_{i,j-1} - 2u_{i,j} + u_{i,j+1}}{\Delta y^2} \tag{3}$$

With $\Delta x = \Delta y = 1/(N-1)$, the exact solution is:

$$u(x,y) = \sin(2\pi x)\cos(2\pi y) \tag{4}$$

And the corresponding right-hand side:

$$f(x,y) = -8\pi^2 \sin(2\pi x)\cos(2\pi y)$$
 (5)

2 Implementation Details

2.1 Numerical Method

The Jacobi iteration scheme is implemented with a convergence criterion of $||u^{n+1} - u^n||_2 < 10^{-6}$ on the 200×200 grid. The grid spacing is uniform with $\Delta x = \Delta y = 1/199 \approx 0.005$. Dirichlet boundary conditions are enforced using the exact solution values at the domain boundaries.

2.2 Single GPU Implementation

Our single GPU implementation leverages HIP's architecture through carefully designed 2D thread blocks of size 32×32 , chosen to maximize occupancy while maintaining efficient shared memory usage. We utilized HIP's Unified Memory for data management, which simplified the host-device data transfers while maintaining good performance characteristics. The stencil operations benefit from shared memory optimizations, reducing global memory access and improving overall throughput.

Table 1: Single GPU Performance Metrics

Metric	Value
Iterations to Convergence	13,471
Final L2 Error	3.1801×10^{-3}
Total Execution Time (s)	1.46736
Pure Compute Time (s)	0.203248
Memory Transfer Time (s)	0.272655
Memory Bandwidth (GB/s)	124.723

2.3 Multi-GPU MPI Implementation

The distributed implementation employs MPI with GPU offloading using HIP (Heterogeneous-Computing Interface for Portability), which enables the code to run on both AMD and NVIDIA GPUs. The implementation uses a 2D Cartesian topology for process organization, with each MPI rank managing its own GPU through local rank assignment.

The domain decomposition strategy divides the $N \times N$ grid across processes, with each process handling a local portion of size local_N \times local_M. Ghost cells are maintained around the local domain boundaries to facilitate neighbor communication. The computation follows these key steps:

- 1. **Memory Management:** Utilizes pinned host memory (hipHostMalloc) for efficient CPU-GPU transfers Employs separate CUDA streams for computation (compute_stream) and communication (comm_stream) Implements asynchronous memory operations for better overlap
- 2. **Communication Pattern:** Uses non-blocking MPI operations (MPI_Isend/MPI_Irecv) for ghost cell exchanges Implements a custom GPU kernel (pack_edges) for efficient boundary data packing Employs MPI_Allreduce for global convergence checking
- 3. Computation Structure: Each iteration consists of: Asynchronous boundary data exchange GPU kernel execution for solution update Convergence check using GPU-accelerated L2 norm calculation Pointer swap for solution arrays

The implementation achieved the following performance metrics using 4 GPUs:

Table 2: Multi-GPU Performance Breakdown

Component	Time (seconds)
GPU Computation	0.0627
MPI Communication	0.0148
Memory Transfers	0.1496
Convergence Checks	0.2073
Total Execution	0.4903

The solution converged in 4,453 iterations with a final L2 difference of 9.99435×10^{-7} . The implementation achieved an aggregate memory bandwidth of 136.464 GB/s across all GPUs, with an average time per iteration of 0.000098 seconds. The performance breakdown reveals that while pure computation time is relatively small, significant time is spent in convergence checks and memory operations, suggesting potential areas for future optimization.

3 Performance Analysis

3.1 Roofline Model Analysis

The roofline analysis reveals the performance characteristics of our implementations relative to the hardware capabilities of the GPUs used in this study. Figure 1 shows the performance bounds and achieved results for both computational kernels.




Figure 1: Roofline model analysis showing performance bounds and achieved performance

For the main computation kernel, we observe an arithmetic intensity of 0.25 FLOPS/byte, where each grid point requires 7 floating-point operations and accesses 28 bytes of memory. The kernel achieves a memory bandwidth of 124.723 GB/s, resulting in an effective performance of 31.18 GFLOPS/s.

The convergence check kernel, with its lower arithmetic intensity of 0.1875 FLOPS/byte, achieves a memory bandwidth of 12.6958 GB/s and a performance of 2.38 GFLOPS/s. This lower performance aligns with expectations given the kernel's simpler computational pattern and reduced data reuse opportunities.

4 Implementation Comparison

The transition from single to multi-GPU implementation yielded significant performance improvements, with total execution time reducing from 1.47 to 0.49 seconds, representing a 66.7% improvement. This reduction primarily stems from the distribution of computational load across four GPUs. The iteration count comparison between implementations (13,471 vs 4,453) suggests consistent numerical behavior across both approaches.

A detailed breakdown of the multi-GPU execution time reveals important performance characteristics. While pure computation time is only 0.0627 seconds, additional overhead comes from memory transfers (0.1496 seconds), MPI communication (0.0148 seconds), and convergence checks (0.2073 seconds). This breakdown highlights that in distributed GPU computing, the actual computation represents only a small fraction of the total execution time.

The aggregate memory bandwidth achieved in the multi-GPU implementation (136.464 GB/s) exceeded that of the single-GPU implementation (124.723 GB/s), demonstrating effective utilization of the distributed memory architecture. However, the significant time spent on convergence checks (0.2073 seconds) indicates a potential area for future optimization.

5 Conclusions

Our investigation demonstrates the complex interplay between hardware capabilities, algorithmic choices, and implementation strategies in GPU-accelerated scientific computing. Both implementations successfully

solved the 2D Poisson equation, with the multi-GPU version showing superior performance despite the modest problem size.

The memory-bound nature of our implementations, revealed through roofline analysis, suggests that future performance improvements would likely come from algorithmic changes rather than hardware optimization alone. Future work could explore implementing more sophisticated preconditioners, investigating 2D domain decomposition strategies, or integrating GPU-aware MPI to reduce communication overhead.