

# Matrix Multiplication with OpenCL

22.11.2017 | Wolfram Schenck | Faculty of Engineering and Mathematics, Bielefeld University of Applied Sciences, Bielefeld, Germany

#### **Outline**



#### Learning goals:

- Gain insights how memory access patterns and the usage of local memory influence performance on different types of devices
- Learn to apply explicit vectorization and other performance tuning techniques within the OpenCL framework

#### Simple matrix multiplication

- Memory layout
- Explicit vectorization

### Matrix multiplication with local memory

- Performance tuning
- Performance evaluation



# **Matrix Multiplication**

# **Matrix Multiplication Basics**



Matrix mult.: C = A \* B

Matrix sizes:

Size of A:  $m_A * n_A$ 

(# of rows \* # of columns)

A.height-1

(height \* width)

Size of B:  $m_B * n_B$ 

Size of C:  $m_C * n_C$ 

Precondition: n<sub>A</sub> = m<sub>B</sub>


In result:  $m_C = m_A$ ,


 $n_C = n_B$ 

Formula:

$$c_{i,j} = \sum_{e=0}^{n_A-1} a_{i,e} b_{e,j}$$

Fig.: NVIDIA






col

В

# 2D Arrays: Adress/Index Computation

(row-major, with stride)





#### IN MEMORY:

#### Formulas:

offset = y \* stride + x
x = offset % stride
y = offset / stride



(using integer arithmetics, indices start with 0)

# Simple Matrix Multiplication: Host Code



Simple C struct to hold matrix data:

Matrix multiplication on the host:


```
// basic matrix data type
struct simpleMatrix {
  unsigned int width;
  unsigned int height;
  unsigned int stride;
  size_t bufferSize;
  real_t* ptr;
};
```

```
// no-frills CPU implementation of matrix multiplication
void multCPU( simpleMatrix &C, const simpleMatrix &A,
              const simpleMatrix &B )
  for( int y=0; y < C.height; y++ ) {
    for( int x=0; x < C.width; x++ ) {
      real t CVal = 0.0;
      for( int e=0; e < A.width; e++ ) {
        CVal += A.ptr[y*A.stride+e] * B.ptr[e*B.stride+x];
      C.ptr[y*C.stride+x] = CVal;
  return;
```

# Performance of "Naive" Host Code



#### CPU No-Frills Implementation (XEON E5-2650) [DEEP]



— XEON E5-2650 (CPU) [SP]

XEON E5-2650 (CPU) [DP]

#### **Exercise 1: Tasks**



- Write your own matrix multiplication kernel: Every workitem shall compute a single element of C!
- Compare the result with the "gold standard" (computation on the host)!
- Do some benchmarking host vs. device on the system of your choice!
   (use for now a work-group size of 16x16)

#### **Exercise 1: Hints**




- Copy project files from train060 account
- Adjust library and include paths in Makefile according to the machine you are using (just comment in and out)
- Helper files (no editing necessary):

```
matmul_helpers.[CH]
opencl helpers.[CH]
```

- Host code to edit and modify (search for TODOs): matmul opencl.C
- Device code to edit and modify (search for TODOs): matmul.cl
- Start by building the binary (invoke make) and by running it with the help option:
  - ./MatMul -h

# **Exercise 1: Hints (cont.)**





#### **Exercise 1: Solution**



#### OpenCL kernel code:


```
kernel attribute ((regd work group size(BLOCK SIZE,BLOCK SIZE,1)))
          attribute ((vec type hint(real t)))
 kernel void matMulKernel(
              int Aheight, int Awidth,
              int Bheight, int Bwidth,
              int Astride, int Bstride, int Cstride,
                                                                  Kernel function
              global real t* Aelements.
                                                                  qualifiers: Hints
              global real t* Belements,
                                                                   for OpenCL
              global real t* Celements )
                                                                     compiler
 // Get global indices of work-item
 int global row = get global id(1);
 int global col = get global id(0);
 // Check if we are within valid area of matrix C
 if( global row < Aheight && global col < Bwidth ) {</pre>
   // Compute single element of C
   real t Cvalue = 0;
   for (int e = 0; e < Awidth; ++e)
     Cvalue += Aelements[global row * Astride + e]
              * Belements[e * Bstride + global col];
   // Write result into C matrix
   Celements[global row * Cstride + global col] = Cvalue;
```

# **Performance Comparison between Devices**





#### Comparison between Devices [SP] [SQUARE] [comp]



Number of floating point operations (mul+add)

AMD S10000 (GPU) [SP, non-tiled (B=16)]

XEON PHI (MIC) [SP, non-tiled (B=16)]

XEON E5-2650 (CPU/INTEL-OCL) [SP, non-tiled (B=16)]

NVIDIA K40 (GPU) [SP, non-tiled (B=16)]

 $R_{peak,SP} \approx 2900 \text{ GFlops}$ AMD S10000:

Xeon Phi: R<sub>peak,SP</sub> ≈ 2000 GFlops

Xeon E5-2650 (2x):  $R_{peak,SP} \approx 600 \text{ GFlops}$ 


R<sub>peak,SP</sub> ≈ 5000 GFlops **NVIDIA K40:** 

# **Performance Comparison between Devices**





#### Comparison between Devices [DP] [SQUARE] [comp]



Number of floating point operations (mul+add)

AMD S10000 (GPU) [DP, non-tiled (B=16)]

XEON PHI (MIC) [DP, non-tiled (B=16)]

XEON E5-2650 (CPU/INTEL-OCL) [DP, non-tiled (B=16)]

NVIDIA K40 (GPU) [DP, non-tiled (B=16)]

 $R_{peak,DP} \approx 730 \text{ GFlops}$ AMD S10000:

 $R_{peak,DP} \approx 1000 \text{ GFlops}$ Xeon Phi:

Xeon E5-2650 (2x):  $R_{peak,DP} \approx 300 \text{ GFlops}$ 

R<sub>peak DP</sub> ≈ 1660 GFlops **NVIDIA K40:** 




# **Memory Access Patterns**

# **Varying the Memory Layout**








# **Varying the Memory Layout**








# **Varying the Memory Layout**







#### **Exercise 2: Tasks and Hints**



- Implement both kernel variations (A transposed and B transposed)!
- Compare the result with the "gold standard" (computation on the host)!
- Do some benchmarking of the different kernel variations on the system of your choice!

- Host code to edit and modify (search for TODOs): matmul opencl.C
- Device code to edit and modify (search for TODOs): matmul.cl

#### **Exercise 2: Solution for A**



#### OpenCL kernel code:

```
kernel void matMulKernel TRA(
              int Aheight, int Awidth,
              int Bheight, int Bwidth,
              int Astride, int Bstride, int Cstride,
              global real t* Aelements,
              global real t* Belements,
              global real t* Celements )
 // Get global indices of work-item
 int global row = get global id(1);
 int global col = get global id(0);
 // Check if we are within valid area of matrix C
 if( global row < Awidth && global col < Bwidth ) {</pre>
   // Compute single element of C
   real t Cvalue = 0;
   for (int e = 0; e < Aheight; ++e)</pre>
     Cvalue += Aelements[e * Astride + global row]
              * Belements[e * Bstride + global col];
   // Write result into C matrix
   Celements[global row * Cstride + global col] = Cvalue;
```

#### **Exercise 2: Solution for B**



#### OpenCL kernel code:


```
kernel void matMulKernel TRB(
             int Aheight, int Awidth,
             int Bheight, int Bwidth,
             int Astride, int Bstride, int Cstride,
              global real t* Aelements,
              global real t* Belements,
              global real t* Celements )
 // Get global indices of work-item
 int global row = get global id(1);
 int global col = get global id(0);
 // Check if we are within valid area of matrix C
 if( global row < Aheight && global col < Bheight ) {</pre>
   // Compute single element of C
   real t Cvalue = 0;
   for (int e = 0; e < Awidth; ++e)
     Cvalue += Aelements[global row * Astride + e]
             * Belements[global col * Bstride + e];
   // Write result into C matrix
   Celements[global row * Cstride + global col] = Cvalue;
```

### **Results on the CPU**

(Exercise 2)




#### XEON E5-2650 (CPU) without Local Memory [SP] [SQUARE] [comp]



- XEON E5-2650 (CPU/INTEL-OCL) [SP, non-tiled (B=16)]XEON E5-2650 (CPU/INTEL-OCL) [SP, non-tiled (B=16), At]
  - XEON E5-2650 (CPU/INTEL-OCL) [SP, non-tiled (B=16), Bt]


# **Memory Access on the CPU**






# Transposing A on the CPU





# Transposing B on the CPU







## **Results on the Nvidia GPU**

(Exercise 2)








- NVIDIA K40 (GPU) [SP, non-tiled (B=16)]

NVIDIA K40 (GPU) [SP, non-tiled (B=16), At]

NVIDIA K40 (GPU) [SP, non-tiled (B=16), Bt]


# **Memory Access on the GPU**






# **Transposing A on the GPU**





# **Transposing B on the GPU**






## **Results on the AMD GPU**

(Exercise 2)








- AMD S10000 (GPU) [SP, non-tiled (B=16)]
- AMD S10000 (GPU) [SP, non-tiled (B=16), At]
- AMD S10000 (GPU) [SP, non-tiled (B=16), Bt]

## Results on Xeon Phi

(Exercise 2)



#### XEON PHI (MIC) without Local Memory [SP] [SQUARE] [comp]



- XEON PHI (MIC) [SP, non-tiled (B=16)]
- XEON PHI (MIC) [SP, non-tiled (B=16), At]
- XEON PHI (MIC) [SP, non-tiled (B=16), Bt]

# **Summary: Memory Access**



CPUs love temporal reuse of cache contents



- GPUs love (mostly) spatial data locality (coalesced memory access from all work-items within a warp/wavefront)
- MICs behave similar to GPUs in this study (surprisingly!)



# Manual Vectorization (esp. for CPUs)


## **Manual Vectorization**



Use OpenCL vector data types in compute kernel

# Approach on Basis of Transposed B Matrix






# Approach on Basis of Transposed B Matrix



(Arrays with stride)



# **Manual Vectorization (cont.)**



- Use OpenCL vector data types in compute kernel
- The stride of A and B<sup>t</sup> has to be a multiple of the vector length (called alignmentDesired in the matrix multiplication host program)

### **Exercise 3: Tasks and Hints**



- Implement a kernel variation for a transposed B matrix with vectorized access to the elements of A and B!
- Compare the result with the "gold standard"!
- Do some benchmarking!

- Host code to edit and modify (search for TODOs): matmul opencl.C
- Device code to edit and modify (search for TODOs): matmul.cl
- For simplification: Develop a solution just for float as basic data type, assume a vector length of 8 (see alignmentDesired in matmul\_opencl.C) (therefore float8 is the way to go, stride of the arrays is already correct for this setting).

#### **Exercise 3: Solution**




```
OpenCL kernel code
kernel void matMulKernel TRB VEC(
             int Aheight, int Awidth,
             int Bheight, int Bwidth,
             int Astride, int Bstride, int Cstride,
             global float8* Aelements,
             __global float8* Belements.
             global float* Celements )
 // Get global indices of work-item
 int global row = get global id(1);
 int global col = get global id(0);
 // Account for vector length of 8 in width of A and stride of A and B
 uint Awidth8 = (Awidth - 1) / 8 + 1;
 uint Astride8 = Astride / 8;
 uint Bstride8 = Bstride / 8:
 float8 Aelems, Belems, Celems;
 // Check if we are within valid area of matrix C
 if( global row < Aheight && global col < Bheight ) {</pre>
   // Compute single element of C
   real t Cvalue = 0;
    for (int e = 0; e < Awidth8; e++) {
     Aelems = Aelements[global row * Astride8 + e];
     Belems = Belements[global col * Bstride8 + e];
     Celems = Aelems * Belems:
     Cvalue += Celems.s0:
     Cvalue += Celems.s1:
     Cvalue += Celems.s2:
     Cvalue += Celems.s3:
     Cvalue += Celems.s4;
     Cvalue += Celems.s5:
     Cvalue += Celems.s6;
     Cvalue += Celems.s7;
   // Write result into C matrix
   Celements[global row * Cstride + global col] = Cvalue;
```

# **Results on the CPU**

(Exercise 3)



#### XEON E5-2650 (CPU) without Local Memory [SP] [SQUARE] [comp]




- XEON E5-2650 (CPU/INTEL-OCL) [SP, non-tiled (B=16)]
- XEON E5-2650 (CPU/INTEL-OCL) [SP, non-tiled (B=16), At]
- XEON E5-2650 (CPU/INTEL-OCL) [SP, non-tiled (B=16), Bt]
- -- XEON E5-2650 (CPU/INTEL-OCL) [SP, non-tiled (B=16), Bt, ManVec]

# **Results on the Nvidia GPU**

(Exercise 3)



#### NVIDIA K40 (GPU) without Local Memory [SP] [SQUARE] [comp]




- NVIDIA K40 [SP, non-tiled (B=16)]
- NVIDIA K40 [SP, non-tiled (B=16), At]
- NVIDIA K40 [SP, non-tiled (B=16), Bt]
- -- NVIDIA K40 [SP, non-tiled (B=16), Bt, ManVec]

# **Results on the AMD GPU**

(Exercise 3)








- AMD S10000 (GPU) [SP, non-tiled (B=16)]
- AMD S10000 (GPU) [SP, non-tiled (B=16), At]
- AMD S10000 (GPU) [SP, non-tiled (B=16), Bt]
- -- AMD S10000 (GPU) [SP, non-tiled (B=16), Bt, ManVec]

# Results on Xeon Phi

(Exercise 3)




#### XEON PHI (MIC) without Local Memory [SP] [SQUARE] [comp]




- XEON PHI (MIC) [SP, non-tiled (B=16)]
- XEON PHI (MIC) [SP, non-tiled (B=16), At]
  - XEON PHI (MIC) [SP, non-tiled (B=16), Bt]
- -- XEON PHI (MIC) [SP, non-tiled (B=16), Bt, ManVec]

# Comparing CPU Platforms (AMD vs. Intel)







- XEON E5-2650 (CPU/AMD-OCL) [DP, non-tiled (B=16)]
- -- XEON E5-2650 (CPU/AMD-OCL) [DP, non-tiled (B=16), Bt, ManVec]
- XEON E5-2650 (CPU/INTEL-OCL) [DP, non-tiled (B=16)]
- XEON E5-2650 (CPU/INTEL-OCL) [DP, non-tiled (B=16), Bt, ManVec]

# **Summary: Manual Vectorization**



- Significant improvement for CPU device
  - especially on AMD OpenCL platform
- Better than just using transposed B matrix on all devices
- However: Not the best solution for GPUs or MIC



# **Using Local Memory**

# **Using Local Memory**



#### Motivation:

- Local memory can be used as programmer-managed cache (only on GPUs)
- Reduces number of accesses to global memory

# **Matrix Multiplication with Local Memory**

**BLOCK\_SIZE** 

**BLOCK\_SIZE** 

A.width



**Overview** 

**Basic idea:** Every workgroup is responsible for a different submatrix within **C** 




Fig.: NVIDIA

# Matrix Multiplication with Local Memory Basic Algorithm




#### **ALGORITHM**

- Determine the number of submatrices along the width of A
   (or height of B) with size BLOCK\_SIZE\*BLOCK\_SIZE
  - → mMax (rounded up)
- Iterate over m := 0... (mMax-1)
  - ➤ Load submatrices of **A** and **B** with index m from global memory into local memory (every work-item is responsible for a single element of **A** and a single element of **B**)
  - $\triangleright$  Compute with every work-item a partial sum of  $c_{i,j}$  from the submatrices stored in local memory (incl. handling of the border case if A.width%BLOCK SIZE != 0)

Fig.: NVIDIA

# Matrix Multiplication with Local Memory Border Cases





### **Exercise 4: Tasks and Hints**




- Think about "race conditions"; at which points shall all workitems in a work-group synchronize in the algorithm on slide 48?
- Add the corresponding synchronization calls in the already existing kernel source code!
- Do some benchmarking (kernel without local memory vs. kernel with local memory; try out several work-group sizes)!

- Host code to edit and modify (search for TODOs): matmul opencl.C
- Device code to edit and modify (search for TODOs): matmul localMem.cl
  - Kernel function: matMulKernel\_LM
  - Synchronization function to use:
     barrier(CLK LOCAL MEM FENCE)

# **Exercise 4: Hint on Race Condition**

(Example for Nvidia GPU)





8 Nvidia warps
within a work-group
with 256 work-items

**RED:** Transfer from global into local memory (each work-item responsible for part of the data)

**GREEN:** Computations based on total content of local memory

**RED:** Transfer from global into local memory...

Would you expect correct computational results...?

#### **Exercise 4: Solution**




```
OpenCL kernel code
kernel void matMulKernel LM(...)
for (int m = 0; m < mMax; ++m) {
  // Get base indices of sub-matrices Asub of A and Bsub of B
  Asub baseIndex = Astride * BLOCK SIZE * blockRow + BLOCK SIZE * m;
  Bsub baseIndex = Bstride * BLOCK SIZE * m + BLOCK SIZE * blockCol;
  // Load Asub and Bsub from global memory to local memory
  // Each thread loads one element of each sub-matrix
  Asub index = Asub baseIndex + row * Astride + col;
  if( Asub index < A numElems )</pre>
    As[row*BLOCK SIZE+col] = Aelements[Asub index];
  Bsub index = Bsub baseIndex + row * Bstride + col;
  if( Bsub index < B numElems )</pre>
    Bs[row*BLOCK SIZE+col] = Belements[Bsub index];
  // Synchronize to make sure the sub-matrices are loaded
  // before starting the computation
  barrier(CLK_LOCAL_MEM_FENCE);
  // Multiply row of Asub and column of Bsub together
  // (only iterate up to eMax to prevent inclusion of invalid elements from
  // Asub and Bsub)
  int eMax:
  if( (m == (mMax-1)) & (r != 0) )
    eMax = r;
  else
    eMax = BLOCK SIZE;
  for (int e = 0; e < eMax; ++e)
    Cvalue += As[row*BLOCK SIZE+e] * Bs[e*BLOCK SIZE+col];
  // Synchronize to make sure that the preceding
  // computation is done before loading two new
  // sub-matrices of A and B in the next iteration
  barrier(CLK LOCAL MEM FENCE);
```

# **Results on the CPU**

(Exercise 4)



#### XEON E5-2650 (CPU) [SP] [SQUARE] [comp]



Number of floating point operations (mul+add)

XEON E5-2650 (CPU/INTEL-OCL) [SP, non-tiled (B=8)]
 XEON E5-2650 (CPU/INTEL-OCL) [SP, non-tiled (B=16)]

XEON E5-2650 (CPU/INTEL-OCL) [SP, non-tiled (B=32)]

XEON E5-2650 (CPU/INTEL-OCL) [SP, tiled (B=8)]

XEON E5-2650 (CPU/INTEL-OCL) [SP, tiled (B=16)]

\*\*\* XEON E5-2650 (CPU/INTEL-OCL) [SP, tiled (B=32)]

AMD S10000:  $R_{peak,SP} \approx 2900 \text{ GFlops}$ Xeon Phi:  $R_{peak,SP} \approx 2000 \text{ GFlops}$ 

Xeon E5-2650 (2x):  $R_{peak,SP} \approx 600 \text{ GFlops}$ 


NVIDIA K40:  $R_{peak,SP} \approx 5000 GFlops$ 

# **Results on the Nvidia GPU**

(Exercise 4)



#### NVIDIA K40 (GPU) [SP] [SQUARE] [comp]



Number of floating point operations (mul+add)

NVIDIA K40 [SP, non-tiled (B=8)]

-- NVIDIA K40 [SP, non-tiled (B=16)]

NVIDIA K40 [SP, non-tiled (B=32)]

— NVIDIA K40 [SP, tiled (B=8)]

NVIDIA K40 [SP, tiled (B=16)]

NVIDIA K40 [SP, tiled (B=32)]

AMD S10000:  $R_{peak,SP} \approx 2900 \text{ GFlops}$ 

Xeon Phi:  $R_{peak,SP} \approx 2000 \text{ GFlops}$ 

Xeon E5-2650 (2x):  $R_{peak,SP} \approx 600 \text{ GFlops}$ 


NVIDIA K40: R<sub>peak,SP</sub> ≈ 5000 GFlops

# Results on the AMD GPU

(Exercise 4)



#### AMD S10000 (GPU) [SP] [SQUARE] [comp]



Number of floating point operations (mul+add)

AMD S10000 (GPU) [SP, non-tiled (B=8)]

AMD S10000 (GPU) [SP, non-tiled (B=16)]

AMD S10000 (GPU) [SP, tiled (B=8)]

AMD S10000 (GPU) [SP, tiled (B=16)]

R<sub>peak,SP</sub> ≈ 2900 GFlops AMD S10000:

 $R_{peak,SP} \approx 2000 GFlops$ Xeon Phi:

Xeon E5-2650 (2x):  $R_{peak,SP} \approx 600 \text{ GFlops}$ 


**NVIDIA K40:**  $R_{peak,SP} \approx 5000 \text{ GFlops}$ 

# **Results on Xeon Phi**

(Exercise 4)



#### XEON PHI (MIC) [SP] [SQUARE] [comp]



Number of floating point operations (mul+add)

XEON PHI (MIC) [SP, non-tiled (B=8)]

-- XEON PHI (MIC) [SP, non-tiled (B=16)]

XEON PHI (MIC) [SP, non-tiled (B=32)]

XEON PHI (MIC) [SP, tiled (B=8)]

XEON PHI (MIC) [SP, tiled (B=16)]

XEON PHI (MIC) [SP, tiled (B=32)]

AMD S10000:  $R_{peak,SP} \approx 2900 \text{ GFlops}$ 

Xeon Phi:  $R_{peak,SP} \approx 2000 \text{ GFlops}$ 

Xeon E5-2650 (2x):  $R_{peak,SP} \approx 600 GFlops$ 

NVIDIA K40: R<sub>peak,SP</sub> ≈ 5000 GFlops

# **Summary: Local Memory**



- Significant improvement on all devices (even there where you would not expect it...)
  - Reason: Strongly reduced number of reads from slow global memory (applies in principle especially to GPUs)
- For best performance necessary to choose optimal workgroup size
  - Optimal work-group size depends also on the problem size!




# Further Tuning Techniques

# Data Prefetching / Double Buffering



- **.**..
- Blue tile: Register file → Local memory
- Synchronize work-items
- Orange tile: Global memory → Register file
- Compute blue tile
- Synchronize work-items
- Move on: Orange tile becomes blue tile, new orange tile
- ...



# **Decreasing Work-Item Granularity**



- Every work-item computes two elements within C
  - Number of loads from global memory further reduced (from Matrix A [= Md])
  - Reduced non-computational overhead
  - More computational work per iteration done




by

# **Results on the CPU**

#### JÜLICH FORSCHUNGSZENTRUM

#### (Effects of Optimization for SP) [best work-group size selected]

#### XEON E5-2650 (CPU) (Optimization Effects) [SP] [SQUARE] [comp]




- XEON E5-2650 (CPU/INTEL-OCL) [SP, non-tiled (B=32)]
- -- XEON E5-2650 (CPU/INTEL-OCL) [SP, non-tiled (B=32), Bt, ManVec]
  - XEON E5-2650 (CPU/INTEL-OCL) [SP, tiled (B=32)]
- XEON E5-2650 (CPU/INTEL-OCL) [SP, tiled (B=32), Prefetch]
- XEON E5-2650 (CPU/INTEL-OCL) [SP, tiled (B=32), WideTiles]
- XEON E5-2650 (CPU/INTEL-OCL) [SP, tiled (B=32), WideTiles, Prefetch]

### **Results on the Nvidia GPU**



#### (Effects of Optimization for SP) [best work-group size selected]

#### NVIDIA K40 (GPU) (Optimization Effects) [SP] [SQUARE] [comp]




- NVIDIA K40 (GPU) [SP, non-tiled (B=32)]
- -- NVIDIA K40 (GPU) [SP, non-tiled (B=32), At]
- NVIDIA K40 (GPU) [SP, tiled (B=32)]
- NVIDIA K40 (GPU) [SP, tiled (B=32), Prefetch]
- NVIDIA K40 (GPU) [SP, tiled (B=32), WideTiles]
- NVIDIA K40 (GPU) [SP, tiled (B=32), WideTiles, Prefetch]

# **Results on the AMD GPU**



#### (Effects of Optimization for SP) [best work-group size selected]

#### AMD S10000 (GPU) (Optimization Effects) [SP] [SQUARE] [comp]




- AMD S10000 (GPU) [SP, non-tiled (B=16)]
- -- AMD S10000 (GPU) [SP, non-tiled (B=16), At]
- AMD S10000 (GPU) [SP, tiled (B=16)]
- AMD S10000 (GPU) [SP, tiled (B=16), Prefetch]
- AMD S10000 (GPU) [SP, tiled (B=16), WideTiles]
- AMD S10000 (GPU) [SP, tiled (B=16), WideTiles, Prefetch]

# **Results on Xeon Phi**



#### (Effects of Optimization for SP) [best work-group size selected]

#### XEON PHI (MIC) (Optimization Effects) [SP] [SQUARE] [comp]




- XEON PHI (MIC) [SP, non-tiled (B=32)]
- XEON PHI (MIC) [SP, non-tiled (B=32), At]
  - XEON PHI (MIC) [SP, tiled (B=32)]
- -- XEON PHI (MIC) [SP, tiled (B=32), Prefetch]
- XEON PHI (MIC) [SP, tiled (B=32), WideTiles]
- XEON PHI (MIC) [SP, tiled (B=32), WideTiles, Prefetch]

### **Results on the CPU**

# JÜLICH FORSCHUNGSZENTRUM

#### (Effects of Optimization for DP) [best work-group size selected]

#### XEON E5-2650 (CPU) (Optimization Effects) [DP] [SQUARE] [comp]




- XEON E5-2650 (CPU/INTEL-OCL) [DP, non-tiled (B=32)]
- XEON E5-2650 (CPU/INTEL-OCL) [DP, non-tiled (B=32), Bt, ManVec]
- XEON E5-2650 (CPU/INTEL-OCL) [DP, tiled (B=32)]
- XEON E5-2650 (CPU/INTEL-OCL) [DP, tiled (B=32), Prefetch]
- XEON E5-2650 (CPU/INTEL-OCL) [DP, tiled (B=32), WideTiles]
- XEON E5-2650 (CPU/INTEL-OCL) [DP, tiled (B=32), WideTiles, Prefetch]

# **Results on the Nvidia GPU**



(Effects of Optimization for DP) [best work-group size selected]

#### NVIDIA K40 (GPU) (Optimization Effects) [DP] [SQUARE] [comp]




- NVIDIA K40 (GPU) [DP, non-tiled (B=16)]
- NVIDIA K40 (GPU) [DP, non-tiled (B=16), At]
- NVIDIA K40 (GPU) [DP, tiled (B=16)]
- NVIDIA K40 (GPU) [DP, tiled (B=16), Prefetch]
- NVIDIA K40 (GPU) [DP, tiled (B=16), WideTiles]
- NVIDIA K40 (GPU) [DP, tiled (B=16), WideTiles, Prefetch]

# **Results on the AMD GPU**



#### (Effects of Optimization for DP) [best work-group size selected]

#### AMD S10000 (GPU) (Optimization Effects) [DP] [SQUARE] [comp]




- AMD S10000 (GPU) [DP, non-tiled (B=16)]
- -- AMD S10000 (GPU) [DP, non-tiled (B=16), At]
- AMD S10000 (GPU) [DP, tiled (B=16)]
- AMD S10000 (GPU) [DP, tiled (B=16), Prefetch]
- AMD S10000 (GPU) [DP, tiled (B=16), WideTiles]
- AMD S10000 (GPU) [DP, tiled (B=16), WideTiles, Prefetch]

# **Results on Xeon Phi**

# JÜLICH FORSCHUNGSZENTRUM

#### (Effects of Optimization for DP) [best work-group size selected]

#### XEON PHI (MIC) (Optimization Effects) [DP] [SQUARE] [comp]



- XEON PHI (MIC) [DP, non-tiled (B=16)]
- XEON PHI (MIC) [DP, non-tiled (B=16), At]
  - XEON PHI (MIC) [DP, tiled (B=16)]
- XEON PHI (MIC) [DP, tiled (B=16), Prefetch]
- XEON PHI (MIC) [DP, tiled (B=16), WideTiles]
- XEON PHI (MIC) [DP, tiled (B=16), WideTiles, Prefetch]

# **Summary: Advanced Tuning**



- Increasing computational workload per work-item usually improves performance
  - BUT: Always use a large enough number of workitems on GPUs to allow for latency hiding
- Prefetching often very useful technique on GPUs (less so on CPUs and MICs)
- Best results (not accounting for data transfer between device and host):
  - 25% of theoretical peak perf. on AMD GPU for SP
  - 40% of theoretical peak perf. on AMD GPU for DP



# **Overall Summary**

# **Overall Summary**



#### We have learned...

- ...how the memory layout can influence performance in different ways on CPUs and GPUs
- ...how manual vectorization can give an additional performance boost to CPUs
- ...how local memory can be used to increase performance
- ...how to choose the optimal work-group size
- ...how to take care of synchronization between workitems
- ...how to apply more advanced tuning techniques
- ...that it is never fully predictable from theory which mixture of tuning measures will give the best result on the device of your choice!