

MOSFET

OptiMOS[™] 5 Linear FET, 100 V


Features


- Ideal for hot-swap and e-fuse applications
- Very low on-resistance R_{DS(on)}
 Wide safe operating area SOA
 N-channel, normal level

- 100% avalanche tested
- Pb-free plating; RoHS compliant
 Qualified according to JEDEC¹⁾ for target applications
 Halogen-free according to IEC61249-2-21



Parameter	Value	Unit
V _{DS}	100	V
R _{DS(on),max}	1.7	mΩ
I _D	256	A
I_{pulse} (V_{DS} =56 V, t_{p} =10 ms)	10.2	A











Type / Ordering Code	Package	Marking	Related Links
IPB017N10N5LF	PG-TO263-7	017N10LF	_

OptiMOS[™] 5 Linear FET, 100 V



Table of Contents

escription
aximum ratings 3
nermal characteristics
ectrical characteristics
ectrical characteristics diagrams 6
ackage Outlines
evision History
ademarks 1 ^r
sclaimer

OptiMOS[™] 5 Linear FET, 100 V IPB017N10N5LF



1 Maximum ratings at T_A =25 °C, unless otherwise specified

Table 2 Maximum ratings

Danamatan	Sumah al	Values		I I mid	Note / Took Condition	
Parameter	Symbol	Min.	Тур.	Max.	Unit	Note / Test Condition
Continuous drain current ¹⁾	I _D	-	-	256 198 31	A	$V_{\rm GS}$ =10 V, $T_{\rm C}$ =25 °C $V_{\rm GS}$ =10 V, $T_{\rm C}$ =100 °C $V_{\rm GS}$ =10 V, $T_{\rm C}$ =25 °C, $R_{\rm thJA}$ =40 K/W ²⁾
Pulsed drain current ³⁾	I _{D,pulse}	-	-	1024	Α	T _C =25 °C
Avalanche energy, single pulse ⁴⁾	E AS	-	-	979	mJ	I _D =100 A, R _{GS} =25 Ω
Gate source voltage	V _{GS}	-20	-	20	V	-
Power dissipation	P _{tot}	-	-	313	W	T _C =25 °C
Operating and storage temperature	$T_{\rm j},~T_{\rm stg}$	-55	-	150	°C	-

2 Thermal characteristics

Table 3 Thermal characteristics

Devementar	Complete	Values			11	Nata / Tant Candition
Parameter	Symbol	Min.	Тур.	Max.	Unit	Note / Test Condition
Thermal resistance, junction - case	R _{thJC}	-	0.25	0.4	K/W	-
Device on PCB, minimal footprint	R _{thJA}	-	-	62	K/W	-
Device on PCB, 6 cm² cooling area²)	R _{thJA}	-	-	40	K/W	-

¹⁾ Rating refers to the product only with datasheet specified absolute maximum values, maintaining case temperature as specified. For other case temperatures please refer to Diagram 2. De-rating will be required based on the actual environmental conditions.

2) Device on 40 mm x 40 mm x 1.5 mm epoxy PCB FR4 with 6 cm2 (one layer, 70 µm thick) copper area for drain

connection. PCB is vertical in still air.

3) See Diagram 3 for more detailed information

⁴⁾ See Diagram 13 for more detailed information

OptiMOS[™] 5 Linear FET, 100 V IPB017N10N5LF



3 Electrical characteristics at T_j =25 °C, unless otherwise specified

Table 4 **Static characteristics**

Parameter.	0	Values					
Parameter	Symbol	Min.	Min. Typ. Max.		Unit	Note / Test Condition	
Drain-source breakdown voltage	V _{(BR)DSS}	100	-	-	V	V _{GS} =0 V, I _D =1 mA	
Gate threshold voltage	V _{GS(th)}	2.5	3.3	4.1	V	V _{DS} =V _{GS} , I _D =270 μA	
Zero gate voltage drain current	I _{DSS}	-	1 10	10 100	μΑ	V _{DS} =100 V, V _{GS} =0 V, T _j =25 °C V _{DS} =100 V, V _{GS} =0 V, T _j =125 °C	
Gate-source leakage current	I _{GSS}	-	2 -2	5 -5	μΑ	V _{GS} =20 V, V _{DS} =0 V V _{GS} =-10 V, V _{DS} =0 V	
Drain-source on-state resistance	R _{DS(on)}	-	1.5	1.7	mΩ	V _{GS} =10 V, I _D =100 A	
Gate resistance ¹⁾	R _G	-	44	66	Ω	-	
Transconductance ¹⁾	g fs	32	63	-	S	V _{DS} >2 I _D R _{DS(on)max} , I _D =100 A	

Table 5 **Dynamic characteristics**

Danamatan	O. mala al	Values				N	
Parameter	Symbol	Min.	Тур. Мах.		Unit	Note / Test Condition	
Input capacitance ¹⁾	C _{iss}	-	650	840	pF	V _{GS} =0 V, V _{DS} =50 V, f=1 MHz	
Output capacitance ¹⁾	Coss	-	1900	2500	pF	V _{GS} =0 V, V _{DS} =50 V, f=1 MHz	
Reverse transfer capacitance	C _{rss}	-	25	-	pF	V _{GS} =0 V, V _{DS} =50 V, f=1 MHz	
Turn-on delay time	$t_{ m d(on)}$	-	7	-	ns	$V_{\rm DD}$ =50 V, $V_{\rm GS}$ =10 V, $I_{\rm D}$ =50 A, $R_{\rm G,ext}$ =1.7 Ω	
Rise time	t _r	-	28	-	ns	$V_{\rm DD}$ =50 V, $V_{\rm GS}$ =10 V, $I_{\rm D}$ =50 A, $R_{\rm G,ext}$ =1.7 Ω	
Turn-off delay time	$t_{ m d(off)}$	-	128	-	ns	$V_{\rm DD}$ =50 V, $V_{\rm GS}$ =10 V, $I_{\rm D}$ =50 A, $R_{\rm G,ext}$ =1.7 Ω	
Fall time	t _f	-	82	-	ns	$V_{\rm DD}$ =50 V, $V_{\rm GS}$ =10 V, $I_{\rm D}$ =50 A, $R_{\rm G,ext}$ =1.7 Ω	

Gate charge characteristics²⁾ Table 6

Parameter	Symbol	Values		Unit	Note / Test Condition	
rarameter	Symbol	Min.	Тур.	Max.	Offic	Note / Test Condition
Gate to source charge	Q gs	-	4.4	-	nC	V_{DD} =50 V, I_{D} =180 A, V_{GS} =0 to 10 V
Gate to drain charge	$Q_{ m gd}$	-	141	-	nC	V _{DD} =50 V, I _D =180 A, V _{GS} =0 to 10 V
Gate charge total	Q g	-	195	-	nC	V _{DD} =50 V, I _D =180 A, V _{GS} =0 to 10 V
Gate plateau voltage	V _{plateau}	-	7.1	-	V	V _{DD} =50 V, I _D =180 A, V _{GS} =0 to 10 V
Output charge ¹⁾	Qoss	-	209	278	nC	V _{DD} =50 V, V _{GS} =0 V

 $^{^{1)}}$ Defined by design. Not subject to production test. $^{2)}$ See "Gate charge waveforms" for parameter definition

OptiMOSTM 5 Linear FET, 100 V





Table 7 Reverse diode

Davamatav	Cumbal		Values			Nata / Tast Canditian	
Parameter	Symbol	Min.	Тур.	Max.	Unit	Note / Test Condition	
Diode continuous forward current	Is	-	-	206	Α	<i>T</i> _C =25 °C	
Diode pulse current	I _{S,pulse}	-	-	1024	Α	<i>T</i> _C =25 °C	
Diode forward voltage	V _{SD}	-	0.86	1.2	V	V _{GS} =0 V, I _F =100 A, T _j =25 °C	
Reverse recovery time	t _{rr}	-	62	-	ns	V_R =50 V, I_F =50A, di_F/dt =100 A/ μ s	
Reverse recovery charge	Qrr	-	113	-	nC	V _R =50 V, I _F =50A, d <i>i</i> _F /d <i>t</i> =100 A/μs	





4 Electrical characteristics diagrams































5 Package Outlines





DIM	MILLIM	IETERS	INC	HES		
DIM	MIN	MAX	MIN	MAX		
Α	4.30	4.57	0.169	0.180		
A1	0.00	0.25	0.000	0.010		
Ь	0.50	0.70	0.020	0.028		
b2	0.50	1.00	0.020	0.039		
С	0.33	0.65	0.013	0.026		
c2	1.17	1.40	0.046	0.055		
D	8.51	9.45	0.335	0.372		
D1	6.90	7.90	0.272	0.311		
E	9.80	10.31	0.386	0.406		
E1	6.50	8.60	0.256	0.339		
е	1.	1.27		0.050		
N		6		6		
Н	14.61	15.88	0.575	0.625		
L	2.29	3.00	0.090	0.118		
L1	0.70	1.60	0.028	0.063		
L2	1.00	1.78	0.039	0.070		
F1	16.05	16.25	0.632	0.640		
F2	9,30	9.50	0.366	0.374		
F3	4.50	4.70	0.177	0.185		
F4	10.70	10.90	0.421	0.429		
F5	0.37	0.57	0.015	0.022		
F6	0.70	0.90	0.028	0.035		




Figure 1 Outline PG-TO263-7, dimensions in mm/inches

OptiMOS[™] 5 Linear FET, 100 V



Revision History

IPB017N10N5LF

Revision: 2022-09-09, Rev. 2.3

Previous Revision

1 10 110 03 1	CVISIOII	
Revision	Date	Subjects (major changes since last revision)
2.0	2016-12-15	Release of final version
2.1	2017-02-16	Update technology heading
2.2	2022-06-23	Update current rating, footnotes and skip "Operating and storage temperature" condition
2.3	2022-09-09	Update Diagram 7

Trademarks

All referenced product or service names and trademarks are the property of their respective owners.

We Listen to Your Comments

Any information within this document that you feel is wrong, unclear or missing at all? Your feedback will help us to continuously improve the quality of this document. Please send your proposal (including a reference to this document) to: erratum@infineon.com

Published by Infineon Technologies AG 81726 München, Germany © 2022 Infineon Technologies AG All Rights Reserved.

Legal Disclaimer

The information given in this document shall in no event be regarded as a guarantee of conditions or characteristics ("Beschaffenheitsgarantie") .

With respect to any examples, hints or any typical values stated herein and/or any information regarding the application of the product, Infineon Technologies hereby disclaims any and all warranties and liabilities of any kind, including without limitation warranties of non-infringement of intellectual property rights of any third party.

In addition, any information given in this document is subject to customer's compliance with its obligations stated in this document and any applicable legal requirements, norms and standards concerning customer's products and any use of the product of Infineon Technologies in customer's applications.

The data contained in this document is exclusively intended for technically trained staff. It is the responsibility of customer's technical departments to evaluate the suitability of the product for the intended application and the completeness of the product information given in this document with respect to such application.

Information

For further information on technology, delivery terms and conditions and prices please contact your nearest Infineon Technologies Office (www.infineon.com).

Warnings

Due to technical requirements, components may contain dangerous substances. For information on the types in question, please contact the nearest Infineon Technologies Office.

The Infineon Technologies component described in this Data Sheet may be used in life-support devices or systems and/or automotive, aviation and aerospace applications or systems only with the express written approval of Infineon Technologies, if a failure of such components can reasonably be expected to cause the failure of that life-support, automotive, aviation and aerospace device or system or to affect the safety or effectiveness of that device or system. Life support devices or systems are intended to be implanted in the human body or to support and/or maintain and sustain and/or protect human life. If they fail, it is reasonable to assume that the health of the user or other persons may be endangered.