#### Intro to VHDL

**ESE170 Spring 2012** 

#### What is VHDL?

```
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
use IEEE.STD LOGIC ARITH.ALL;
use IEEE.STD LOGIC UNSIGNED.ALL;
entity PaulIsAJerk is
    Port ( A : in STD LOGIC;
           B : in STD LOGIC;
           C : in STD LOGIC;
           S : out STD LOGIC);
end PaulIsAJerk:
architecture Behavioral of PaulIsAJerk is
   -- Component/Signal declarations go here
   signal internalSignal : STD LOGIC VECTOR(3 downto 0);
begin
   -- Descriptions of module "behavior" go here
   -- These can be structural, describing gates
   internalSignal(0) <= A or B;
   internalSignal(2 downto 1) <= (B xor C) & (A xor C);
   -- Or more like a behavioral description
   with(internalSignal(1 downto 0)) select
      S <= '1' when "11",
           '0' when others;
end Behavioral:
```

- HDL = Hardware Description Language
- VHDL = ...?
- Why should we use HDL's?

## **Basic Concepts**

- Primary "data object" in VHDL is a □ signal
- Declaration syntax: signal <name>: <type>;
  - Example: signal A: STD LOGIC;
- Signals are like wires:
  - All things connected to A will see the same logic value
- Like variables in C/Java, signals have types and values
  - Many possible types in VHDL (next slides)
- There are also variables and constants
  - Forget them for now (will cover in Lab 6)

# Signal Types: Standard Logic

- Standard Logic: probably the simplest possible type
- Keyword: STD\_LOGIC
  - Example: signal A : STD\_LOGIC;
- Use this to represent single-bit/wire logic values
- Two useful values: '0' and '1'
  - Others actually exist, less useful
- Single-bit values represented with single-quotes
  - e.g. '0' and '1'

# Signal Types: Standard Logic Vector

- Standard Logic Vector: a "collection" of STD\_LOGIC
- Keyword: STD\_LOGIC\_VECTOR(a downto b)
  - o signal X : STD\_LOGIC\_VECTOR(3 downto 0);
  - Generally, keep a > b
- Declares a group of logic values numbered 3 down to 0
  - O How many bits is that?
  - Vector length is a property of the signal type
- Specify value as a sequence of 1's and 0's in double-quotes
- Use this to represent multi-bit values
  - $\circ$  E.g. an unsigned integer: (13)<sub>10</sub> = "1101"

## Manipulating Logic Vectors

- There are a few ways to interact with vectors
- Access the ith bit of A: A(i)
  - Result is a STD\_LOGIC (not a vector)
- Can also access a range of bits a to b: A(a downto b)
  - Result is a STD LOGIC VECTOR
- As an example:
  - signal A : STD\_LOGIC\_VECTOR(3 downto 0);
  - If **A** = "1001", what are the type and value of:
  - $\circ$  A(2) = ? A(0) = ?
  - $\circ$  A(3 downto 1) = ? A(2 downto 3) = ?

# Basic Operators: Assignment

- Assignment operator: a <= b</li>
  - One of the second of the se
  - Left operand (a) takes the value of the right (b)
- Using the following declarations:

```
signal A: STD_LOGIC;
signal B: STD_LOGIC_VECTOR(3 downto 0);

[verseles of essignments.]
```

Examples of assignments:

```
1. A <= '1';

2. B <= "0011";

3. B(3) <= A;

4. B(3 downto 2) <= "10"
```

Types on each side must match (including vector width)

# **Assignment Concurrency**

What does this VHDL do?

```
signal A : STD_LOGIC_VECTOR(3 downto 0);
A <= "0011";
A(3) <= '1';</pre>
```

Q: What is the value of A?

# Assignment Concurrency (cont'd)

What does this VHDL do?

```
signal A : STD_LOGIC_VECTOR(3 downto 0);
A <= "0011";
A(3) <= '1';</pre>
```

Q: What is the value of A?

A: This is (syntactically valid) nonsense.

Assignment is not sequential, it is concurrent (all at once)

Think of assignments like "connecting" signals together

#### Basic Operators: Logical and Arithmetic

- You can also perform basic logical operations
  - o and or nand nor xor xnor not
- Examples:
  - (A and B) or (A and C) or (B and C)
  - OA xor B xor C
- Operator precedence is almost nonexistent here:
  - This is invalid syntax: A and B or C
  - Do this instead: (A and B) or C
  - o not has higher precedence: (A and B) or not C
- Unless using all the same operator, use parentheses

# Basic Operators: Logical and Arithmetic

Logical operators work on vectors as well:


- What is the type and value of C?
- You can also perform arithmetic. Examples:

In general, you should test arithmetic operators

## VHDL Structure: Entity Declaration

- Defines the module's interface
- Inputs and outputs
- Same types as a signal
- Declared using the "port" keyword

```
entity MYAND2 is
  Port ( A : in STD_LOGIC;
        B : in STD_LOGIC;
        Q : out STD_LOGIC);
end MYAND2;
```



#### VHDL Structure: Architecture

- Defines the module
- Two options: Behavioral and Structural
- Behavioral
  - Define what the module does
  - Let the software figure out the hardware
  - o e.g. with-select
- Structural
  - Explicitly state how hardware is arranged
  - o e.g. logical operators

## Behavioral Description: With Select

- With select = brute force
  - You describe the output value for every input case
- Syntax

- value's must match type of output\_signal
  - case's must match input\_signal
- You must include the others case
  - Helps you avoid programming 2<sup>n</sup> cases!

# With-Select Syntax

Given these declarations:

```
signal A : STD_LOGIC;
signal B : STD_LOGIC_VECTOR(2 downto 0);
signal out : STD_LOGIC_VECTOR(3 downto 0);
```

Is the following code valid?

# Aside: Concatenation Operator

- VHDL has a concatenation operator: &
- It can be inconsistent to work with...
- You definitely can do this:
  - $\circ A \leq B \& C;$
  - Assuming widths match
- You definitely can't do this:
  - $\circ$  B & C <= A
- Other situations: just try it, remove it if it won't compile
  - Never necessary, just declare intermediate signal

#### Hierarchical Design

If you have this module:

```
entity MYAND2 is
  Port( A : in STD LOGIC,
        B : in STD LOGIC,
        C : out STD LOGIC);
end MYAND2;
architecture Behavioral
of MYAND2 is:
begin
    C \le A \text{ and } B;
end Behavioral;
```

```
You can use it in another:
architecture Behavioral
of ANOTHERMODULE is:
-- Declaration
COMPONENT MYAND2 is
  Port( A : in STD LOGIC,
        B : in STD LOGIC,
        C : out STD LOGIC);
end COMPONENT;
signal C : STD LOGIC;
begin
   -- Instantiation
   myInst: MYAND2 port map (
                    A=>'0'
                    B=>'1',
                    C=>C);
end Behavioral;
```

## Behavioral Description: Processes

- Allows for sequential statements
- Declared within the architecture block
- Multiple processes executed concurrently
- Statements within each process executed sequentially

# Processes: Syntax

```
    Syntax:
    <name> : process(sensitivity list)
    begin
    <statements>
    end process;
```

- Sensitivity List
  - Defines what a process is dependent on
  - List of signals in the system
  - Process will execute when any of these signals change
- Can use constructs such as if statements in a process

# Processes: Example

```
architecture Behavioral of ABSOLUTE is
   signal A: STD LOGIC VECTOR(3 downto 0);
   signal B: STD LOGIC VECTOR(3 downto 0);
begin
   abs: process(A)
   begin
     if A > "1000" then
       B \le not A + "0001";
     else if A <= "0111" then
       \mathbf{B} \leq \mathbf{A};
     else
       B <= "0000";
     end if;
   end process;
```

#### Conclusion

- Hardware (HDL) ≠ Software (code)
  - o can't reuse signals like you can with variables
  - o defining the layout of hardware

- Concurrent vs. Sequential execution
- Behavioral vs. Structural architecture