

1. RCC

(Reset Clock Controller)


한국산업기술대학교 메카트로닉스공학과
마이크로컴퓨터구조
담당교수: 남윤석

목차

1.1 RCC 개요


1.2 RCC 구조

1.3 RCC 관련 레지스터




1.1 RCC 개요

- STM32의 리셋과 clock을 담당하는 모듈
- Clock 의 종류
- 시스템 clock
 - 시스템 clock Source: HSI, HSE, PLL



- 2차 clock
 - 2차 clock Source: LSI, LSE




(용어 정리)


- ✓ HSI(High Speed Internal Oscillator Clock)
- ✓ HSE(High Speed External Oscillator Clock)
- ✓ PLL(Phase Lock Loop)
- ✓ LSI(Low Speed Internal Oscillator Clock)
- ✓ LSE(Low Speed External Oscillator Clock)

1-2. RCC 구조

(1) 내부 회로




(2) 블록다이어그램(간략한 버전)



(3) System Clock 설정 절차(실습)

*Kit의 HSE 입력클럭주파수: 8MHz




(용어 정리)

✓AHB(Advanced High-performance Bus)

✓APB(Advanced Peripheral Bus)

(4)시스템클럭(SYSCLK: 최대 168MHz) 발생소스


- ① 16MHz의 HSI RC(HSI realtime clock)
- ② PLL(PLLCLK)
- ③ 4-26MHz의 HSE OSC(HSE oscillator)



*Kit의 HSE 입력클럭주파수: 8MHz

(5) 시스템 클럭(SYSCLK) 용도


- : AHB 프리스케일러를 거쳐 AHB 버스, APB 버스, 타이머, AD 변환기 등 MCU 내부의 여러 장치의 구동용 클럭으로 사용
- ❖ SYSCLK을 이용하지 않은 주변장치: USB OTG HS clock(60MHz), I2S clock, Ethernet MAC clocks (TX, RX and RMII)



APBx (x=1,2)

(6) 리얼타임 클럭(RTCCLK) 발생 소스



: 4-26MHz의 HSE OSC, 32.768KHz의 LSE OSC, 32KHz의 LSI RC




(7) HSE/LSE OSC의 외부 입력 방법

(a) 외부 발진자


(b) 외부 클럭



(7) 내부 버스의 클락(MAX)



1-3. 주요 Clock 흐름도



**MCU의 Peripheral들을 사용하기 위해서는
가장 먼저 그 Peripheral의 Clock을 Enable!**

1-4. RCC memory map

Boundary address	Peripheral	Bus	Register map	Boundary address	Peripheral	Bus	Register map
0x4000 0000 - 0x4000 0FFF	FSMC control register	AHB3	Section 32.6.9: FSMC register map on page 1373	0x4001 3000 - 0x4001 33FF	SPI1	APB2	Section 27.5.10: SPI register map on page 845
0x5006 0800 - 0x5006 0BFF	RNG	AHB2	Section 21.4.4: RNG register map on page 598	0x4001 2C00 - 0x4001 2FFF	SDIO		Section 28.9.16: SDIO register map on page 901
0x5006 0400 - 0x5006 07FF	HASH		Section 22.4.9: HASH register map on page 622	0x4001 2000 - 0x4001 23FF	ADC1 - ADC2 - ADC3		Section 11.13.18: ADC register map on page 307
0x5006 0000 - 0x5006 03FF	CRYP		Section 20.6.13: CRYP register map on page 591	0x4001 1400 - 0x4001 17FF	USART6		Section 26.6.8: USART register map on page 793
0x5005 0000 - 0x5005 03FF	DCMI		Section 13.8.12: DCMi register map on page 351	0x4001 1000 - 0x4001 13FF	USART1		
0x5000 0000 - 0x5003 FFFF	USB OTG FS		Section 30.16.6: OTG_FS register map on page 1106	0x4001 0400 - 0x4001 07FF	TIM8	APB1	Section 14.4.21: TIM1&TIM8 register map on page 420
0x4004 0000 - 0x4007 FFFF	USB OTG HS		Section 31.12.6: OTG_HS register map on page 1248	0x4001 0000 - 0x4001 03FF	TIM1		
0x4002 9000 - 0x4002 93FF	ETHERNET MAC		Section 29.8.5: Ethernet register maps on page 1017	0x4000 7C00 - 0x4000 7FFF	UART8	APB1	Section 26.6.8: USART register map on page 793
0x4002 8C00 - 0x4002 8FFF				0x4000 7800 - 0x4000 7BFF	UART7		
0x4002 8800 - 0x4002 8BFF				0x4000 7400 - 0x4000 77FF	DAC	APB1	Section 12.5.15: DAC register map on page 329
0x4002 8400 - 0x4002 87FF				0x4000 7000 - 0x4000 73FF	PWR		Section 5.5: PWR register map on page 109
0x4002 8000 - 0x4002 83FF				0x4000 6800 - 0x4000 6BFF	CAN2		Section 24.9.5: bxCAN register map on page 705
0x4002 6400 - 0x4002 67FF	DMA2	AHB1	Section 9.5.11: DMA register map on page 245	0x4000 6400 - 0x4000 67FF	CAN1		
0x4002 6000 - 0x4002 63FF	DMA1			0x4000 5C00 - 0x4000 5FFF	I2C3	APB1	Section 25.6.11: I2C register map on page 741
0x4002 4000 - 0x4002 4FFF	BKPSRAM			0x4000 5800 - 0x4000 5BFF	I2C2		
0x4002 3C00 - 0x4002 3FFF	Flash interface register			0x4000 5400 - 0x4000 57FF	I2C1		
0x4002 3800 - 0x4002 3BFF	RCC		Section 3.8: Flash interface registers	0x4000 5000 - 0x4000 53FF	UART5		
0x4002 3000 - 0x4002 33FF	CRC	AHB1	Section 6.3.32: RCC register map on page 181	0x4000 4C00 - 0x4000 4FFF	UART4	APB1	Section 26.6.8: USART register map on page 793
0x4002 2000 - 0x4002 23FF	GPIOI		Section 4.4.4: CRC register map on page 88	0x4000 4800 - 0x4000 4BFF	USART3		
0x4002 1C00 - 0x4002 1FFF	GPIOH		Section 7.4.11: GPIO register map on page 203	0x4000 4400 - 0x4000 47FF	USART2		
0x4002 1800 - 0x4002 1BFF	GPIOG			0x4000 4000 - 0x4000 43FF	I2S3ext		
0x4002 1400 - 0x4002 17FF	GPIOF			0x4000 3C00 - 0x4000 3FFF	SPI3 / I2S3	APB1	Section 27.5.10: SPI register map on page 845
0x4002 1000 - 0x4002 13FF	GPIOE			0x4000 3800 - 0x4000 3BFF	SPI2 / I2S2		
0x4002 0C00 - 0x4002 0FFF	GPIOD			0x4000 3400 - 0x4000 37FF	I2S2ext		
0x4002 0800 - 0x4002 0BFF	GPIOC			0x4000 3000 - 0x4000 33FF	IWDG		Section 18.4.5: IWDG register map on page 540
0x4002 0400 - 0x4002 07FF	GPIOB			0x4000 2C00 - 0x4000 2FFF	WWDG		Section 19.6.4: WWDG register map on page 547
0x4002 0000 - 0x4002 03FF	GPIOA			0x4000 2800 - 0x4000 2BFF	RTC & BKP Registers		Section 23.6.21: RTC register map on page 662
0x4001 5400 - 0x4001 57FF	SPI6	APB2	Section 27.5.10: SPI register map on page 845	0x4000 2000 - 0x4000 23FF	TIM14	APB1	Section 16.6.11: TIM10/11/13/14 register map on page 524
0x4001 5000 - 0x4001 53FF	SPI5			0x4000 1C00 - 0x4000 1FFF	TIM13		Section 16.5.14: TIM9/12 register map on page 514
0x4001 4800 - 0x4001 4BFF	TIM11			0x4000 1800 - 0x4000 1BFF	TIM12		
0x4001 4400 - 0x4001 47FF	TIM10			0x4000 1400 - 0x4000 17FF	TIM7	APB1	Section 17.4.9: TIM6&TIM7 register map on page 535
0x4001 4000 - 0x4001 43FF	TIM9			0x4000 1000 - 0x4000 13FF	TIM6		
0x4001 3C00 - 0x4001 3FFF	EXTI	APB2	Section 16.6.11: TIM10/11/13/14 register map on page 524	0x4000 0C00 - 0x4000 0FFF	TIM5		
0x4001 3800 - 0x4001 3BFF	SYSCFG		Section 16.5.14: TIM9/12 register map on page 514	0x4000 0800 - 0x4000 0BFF	TIM4		Section 15.4.21: TIMx register map on page 480
0x4001 3400 - 0x4001 37FF	SPI4		Section 10.3.7: EXTI register map on page 262	0x4000 0400 - 0x4000 07FF	TIM3		
			Section 7.2.8: SYSCFG register maps on page 157	0x4000 0000 - 0x4000 03FF	TIM2		

1-5. RCC 주요 레지스터(1)(빨간박스)

RCC register map and reset values for STM32F405xx/07xx

Addr. offset	Register name	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0																										
0x00	RCC_CR	Reserved				PLL I2SRDY		PLL I2SON		PLL RDY		PLL ON		Reserved				CSSON		HSEBYP		HSERDY		HSEON		HSICAL 7		HSICAL 6		HSICAL 5		HSICAL 4		HSICAL 3		HSICAL 2		HSICAL 1		HSICAL 0		HSITRIM 4		HSITRIM 3		HSITRIM 2		HSITRIM 1		HSITRIM 0		Reserved		HSIRDY		HSION			
0x04	RCC_PLLCFGR	Reserved				PLLQ 3		PLLQ 2		PLLQ 1		PLLQ 0		Reserved		PLLSRC		Reserved				PLLP 1		PLLP 0		Reserved		PPRE21		PLLN 8		PLLN 7		PLLN 6		PLLN 5		PLLN 4		PLLN 3		PLLN 2		PLLN 1		PLLN 0		PLLM 5		PLLM 4		PLLM 3		PLLM 2		PLLM 1		PLLM 0	
0x08	RCC_CFGR	MCO21	MCO20	MCO2PRE2	MCO2PRE1	MCO2PRE0	MCO1PRE2	MCO1PRE1	MCO1PRE0	I2SSRC	MCO11	MCO10	RTCPRE 4	RTCPRE 3	RTCPRE 2	RTCPRE 1	RTCPRE 0	PPRE22	PPRE21	PPRE20	PPRE12	PPRE11	PPRE10	Reserved		HPRE 3		HPRE 2		HPRE 1		HPRE 0		SWS 1		SWS 0		SW 1		SW 0																			
0x0C	RCC_CIR	Reserved								CSSC		Reserved		PLL I2SRDYC		PLLRDYC		HSERDYC		HSIRDYC		LSERDYC		LSIRDYC		Reserved		PLL I2SRDYIE		PLLRDYIE		HSERDYIE		HSIRDYIE		LSERDYIE		LSIRDYIE		CSSF		Reserved		PLL I2SRDYF		PLLRDYF		HSERDYF		HSIRDYF		LSERDYF		LSIRDYF					
0x10	RCC_AHB1RSTR	Reserved		OTGHSRST		Reserved				ETHMACRST		Reserved		DMA2RST		DMA1RST		Reserved						CRCRST		Reserved				GPIOIRST		GPIOHRST		GPIOGRST		HSAHRST		CRYPRST		Reserved		FSMCRST																	
0x14	RCC_AHB2RSTR	Reserved																												DCMRST																													
0x18	RCC_AHB3RSTR	Reserved																												FSMCRST																													
0x1C	Reserved	Reserved																																																									
0x20	RCC_APB1RSTR	Reserved		DACRST		PWRRST		Reserved		CAN2RST		CAN1RST		Reserved		I2C3RST		I2C2RST		I2C1RST		UART5RST		UART4RST		UART3RST		UART2RST		Reserved		SPBRST		SP2RST		Reserved		WWDGRST		Reserved		TIM14RST		TIM13RST		TIM12RST		TIM7RST		TIM6RST		TIM5RST		TIM4RST		TIM3RST		TIM2RST	
0x24	RCC_APB2RSTR	Reserved														TIM11RST		TIM10RST		TIM9RST		Reserved		SYSCFGRST		Reserved		SPI1RST		SDIORST		Reserved		ADCRST		Reserved		USART6RST		USART1RST		Reserved		TIM8RST		TIM1RST													
0x28	Reserved	Reserved																																																									
0x2C	Reserved	Reserved																																																									
0x30	RCC_AHB1ENR	Reserved		OTGHSULPIEN		OTGHSEN		ETHMACPTPEN		ETHMACRXEN		ETHMACTXEN		ETHMACEN		Reserved		DMA2EN		DMA1EN		CCMDATARAMEN		Reserved		BKPSRAMEN		Reserved						CRCEN		Reserved				GPIOIEN		GPIOHEN		GPIOGEN		GPIOFEN		GPIOEEN		GPIODEN		GPIOCEN		GPIOBEN		GPIOAEN			
0x34	RCC_AHB2ENR	Reserved																												DCMIEN																													
0x38	RCC_AHB3ENR	Reserved																												FSMCEN																													
0x3C	Reserved	Reserved																																																									

1-5. RCC 주요 레지스터(2)(빨간박스)

RCC register map and reset values for STM32F405xx/07xx																																	
Addr. offset	Register name	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0x40	RCC_APB1ENR	Reserved		DACEN	PWREN	Reserved	CAN2EN	CAN1EN	Reserved	I2C3EN	I2C2EN	I2C1EN	UART5EN	UART4EN	USART3EN	USART2EN	Reserved	SPI3EN	SPI2EN	Reserved	Reserved	WWDGEN	Reserved	Reserved	TIM14EN	TIM13EN	TIM12EN	TIM7EN	TIM6EN	TIM5EN	TIM4EN	TIM3EN	TIM2EN
0x44	RCC_APB2ENR	Reserved														TIM11EN	TIM10EN	TIM9EN	Reserved	SYSCFGEN	Reserved	SPI1EN	SDIOEN	ADC3EN	ADC2EN	ADC1EN	Reserved	Reserved	USART6EN	USART11EN	Reserved	TIM8EN	TIM1EN
0x48	Reserved	Reserved																															
0x4C	Reserved	Reserved																															
0x50	RCC_AHB1LPENR	Reserved	OTGHSULPILPEN	OTGHSLPEN	ETHMACPTLPEN	ETHMACRXLPEN	ETHMACTXLPEN	ETHMACLPEN	Reserved	DMA2LPEN	DMA1LPEN	Reserved	BKPSRAMLPEN	SRAM2LPEN	SRAM1LPEN	FLITLPEN	Reserved	CRCLPEN	Reserved	Reserved	GPIOILPEN	GPIOHLPEN	GPIOGLPEN	GPIOFLPEN	GPIOELPEN	GPIOCLPEN	GPIOBLPEN	GPIOALPEN					
0x54	RCC_AHB2LPENR	Reserved																							OTGFSLPEN	RNGLPEN	HASHLPEN	CRYPYPEN	Reserved	DCMLPEN			
0x58	RCC_AHB3LPENR	Reserved																														FSMCLPEN	
0x5C	Reserved	Reserved																															
0x60	RCC_APB1LPENR	Reserved	DACL PEN	PWRLPEN	Reserved	CAN2LPEN	CAN1LPEN	Reserved	I2C3LPEN	I2C2LPEN	I2C1LPEN	UART5LPEN	UART4LPEN	USART3LPEN	USART2LPEN	Reserved	SPI3LPEN	SPI2LPEN	Reserved	WWDGLPEN	Reserved	TIM14LPEN	TIM13LPEN	TIM12LPEN	TIM7LPEN	TIM6LPEN	TIM5LPEN	TIM4LPEN	TIM3LPEN	TIM2LPEN			
0x64	RCC_APB2LPENR	Reserved														TIM11LPEN	TIM10LPEN	TIM9LPEN	Reserved	SYSCFGLPEN	Reserved	SPI1LPEN	SDIOLPEN	ADC3LPEN	ADC2LPEN	ADC1LPEN	Reserved	USART6LPEN	USART1LPEN	Reserved	TIM8LPEN	TIM1LPEN	
0x68	Reserved	Reserved																															
0x6C	Reserved	Reserved																															
0x70	RCC_BDCR	Reserved												BDRST	RTOEN	Reserved						RTCSEL 1	RTCSEL 0	Reserved				LSEBYP	LSERDY	LSEON			
0x74	RCC_CSR	LPWRRSTF	WWDGRSTF	WDGRSTF	SFTRSTF	PORRSTF	PADRSTF	BORRSTF	RMVF	Reserved																	LSIRDY	LSION					
0x78	Reserved	Reserved																															
0x7C	Reserved	Reserved																															
0x80	RCC_SSCGR	SSCGEN	SPREADSEL	Reserved	INCSTEP															MODPER													
0x84	RCC_PLLI2S CFGR	Reserved	PLLI2SRx		Reserved												PLLI2SNx										Reserved						

1-6. RCC 주요 레지스터 요약 설명

- RCC CR : Clock Source를 선택하는 레지스터
 - RCC PLLCFGR : PLL을 Clock Source로 사용할 경우 곱하거나 나누어질 factor를 결정하는 레지스터
 - RCC CFGR : AHB, APB1, APB2의 Prescaler를 설정하는 레지스터
- (참고)Our Kit: 위 3개의 레지스터를 이용하여 8MHz로 입력되는 HSE를 PLL을 통하여 168MHz 클럭 생성함

- RCC AHB1ENR : GPIOA~GPIOI Clock을 Enable 하는 레지스터
 - RCC APB1ENR : TIM, USART Clock을 Enable 하는 레지스터
 - RCC APB2ENR : SYSCFG, ADC, USART, TIM를 Enable 하는 레지스터
- (참고)
- APB2의 Clock 속도가 APB1보다 높기 때문에
- 고속 Peripheral이 필요할 경우 APB2의 Peripheral을 사용
 - 저속인 경우 APB1의 Peripheral를 사용

1-7. RCC 주요 레지스터 구조(1)

•RCC_CR

				PLL												HSE			
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16				
Reserved				PLLI2S RDY	PLLI2S ON	PLLRDY	PLLON	Reserved				CSS ON	HSE BYP	HSE RDY	HSE ON				
				r	rw	r	rw					rw	rw	r	rw				
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0				
HSICAL[7:0]								HSITRIM[4:0]					Res.	HSI RDY	HSION				
r	r	r	r	r	r	r	r	rw	rw	rw	rw	rw		r	rw				

•RCC_PLLCFGR

				Q				R				P			
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Reserved				PLLQ3	PLLQ2	PLLQ1	PLLQ0	Reserved	PLLSR C	Reserved				PLL1	PLL0
				rw	rw	rw	rw		rw					rw	rw
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Reserved	PLL N									PLL M5	PLL M4	PLL M3	PLL M2	PLL M1	PLL M0
	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw
N												M			

•RCC_CFGR

MCO2(Out)				MCO1(Out)				I2S				RTC			
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
MCO2		MCO2 PRE[2:0]			MCO1 PRE[2:0]			I2SSC R	MCO1		RTCPRE[4:0]				
rw		rw	rw	rw	rw	rw	rw	rw	rw		rw	rw	rw	rw	rw
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
PPRE2[2:0]			PPRE1[2:0]			Reserved		HPRE[3:0]				SWS1	SWS0	SW1	SW0
rw	rw	rw	rw	rw	rw			rw	rw	rw	rw	r	r	rw	rw
APB2			APB1			AHB				SW					

1-7. RCC 주요 레지스터 구조(2)

•RCC_AHB1ENR

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Reserved	OTGHS ULPIEN	OTGHS EN	ETHMA CPTPE N	ETHMA CRXEN	ETHMA CTXEN	ETHMA CEN	Reserved		DMA2EN	DMA1EN	CCMDATA RAMEN	Res.	BKPSR AMEN	Reserved	
	rw	rw	rw	rw	rw	rw			rw		rw				
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Reserved			CRCEN	Reserved			GPIOIE N	GPIOH EN	GPIOGE N	GPIOFE N	GPIOEEN	GPIOD EN	GPIOC EN	GPIOB EN	GPIOA EN
			rw				rw	rw	rw	rw	rw	rw	rw	rw	rw

GPIO

•RCC_APB1ENR

USART:2~5

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	
Reserved		DAC EN	PWR EN	Reser- ved	CAN2 EN	CAN1 EN	Reser- ved	I2C3 EN	I2C2 EN	I2C1 EN	UART5 EN	UART4 EN	USART3 EN	USART2 EN	Reser- ved	
		rw	rw		rw	rw		rw	rw	rw	rw	rw	rw			
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
SPI3 EN	SPI2 EN	Reserved		WWDG EN	Reserved			TIM14 EN	TIM13 EN	TIM12 EN	TIM7 EN	TIM6 EN	TIM5 EN	TIM4 EN	TIM3 EN	TIM2 EN
rw	rw			rw				rw	rw	rw	rw	rw	rw	rw	rw	rw

•RCC_APB2ENR

Timer:2~7,12~14

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16			
Reserved													Timer:9~11			TIM11 EN	TIM10 EN	TIM9 EN
													rw	rw	rw			
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0			
Reserved	SYSCFG EN	Reserved	SPI1 EN	SDIO EN	ADC3 EN	ADC2 EN	ADC1 EN	Reserved			USART6 EN	USART1 EN	Reserved		TIM8 EN	TIM1 EN		
	rw		rw	rw	rw	rw	rw				rw	rw			rw			

ADC

USART:1,6

Timer:1,8

* 빨간색 박스는 실습에서 주로 사용될 Peripheral의 Clock 관련 비트영역임

1-8. Reset 직후 레지스터 초기(디폴트) 상태

- **RCC→CR** : 0x0000 XX83 (HSI ON, PLL,HSE OFF)
- **RCC→CFGR** : 0x0000 0000 (Clock output: SYSCLK & HSI, System clock: HSI, All prescaler : not divided)
- **RCC→PLLCFGR** : 0x2400 3010 (PLLQ:4, PPLP:2, PLLN: 192, PLLM:16, clock source:HSI)
- **RCC→AHB1ENR** : 0x0010 0000 (CCM Data RAM Enabled, others(GPIOs): Disabled)
- **RCC→APB1ENR** : 0x0000 0000 (All Disabled)
- **RCC→APB2ENR** : 0x0000 0000 (All Disabled)

1.9 STM32F407의 RCC 관련 header file (stm32f4xx.h) 주요 부분

```
#define PERIPH_BASE      ((uint32_t)0x40000000)

/* Peripheral memory map */
#define AHB1PERIPH_BASE (PERIPH_BASE + 0x00020000)

/* AHB1 peripherals */
#define RCC_BASE (AHB1PERIPH_BASE + 0x3800)

/* RCC structure 정의 */
#define RCC          ((RCC_TypeDef *) RCC_BASE)
```

```

typedef struct
{
    __IO uint32_t CR;           // RCC clock control reg.
    __IO uint32_t PLLCFGR;     // RCC PLL configuration reg.
    __IO uint32_t CFGR;        // RCC clock configuration reg.
    __IO uint32_t CIR;         // RCC clock interrupt reg.
    __IO uint32_t AHB1RSTR;    // RCC AHB1 peri. reset reg.
    __IO uint32_t AHB2RSTR;    // RCC AHB2 peri. reset reg.
    __IO uint32_t AHB3RSTR;    // RCC AHB3 peri. reset reg.
    __IO uint32_t APB1RSTR;    // RCC APB1 peri. reset reg.
    __IO uint32_t APB2RSTR;    // RCC APB2 peri. reset reg.
    __IO uint32_t AHB1ENR;     // RCC AHB1 peri. clock reg.
    __IO uint32_t AHB2ENR;     // RCC AHB2 peri. clock reg.
    __IO uint32_t AHB3ENR;     // RCC AHB3 peri. clock reg.
    __IO uint32_t APB1ENR;     // RCC APB1 peri. clock enable
reg.
    __IO uint32_t APB2ENR;     // RCC APB2 peri. clock enable
reg.
    __IO uint32_t AHB1LPENR;   // Low power mode regs.
    __IO uint32_t AHB2LPENR;
    __IO uint32_t AHB3LPENR;
    __IO uint32_t APB1LPENR;
    __IO uint32_t APB2LPENR;
    __IO uint32_t BDCR;
    __IO uint32_t CSR;         //RCC clock control & status reg.
    __IO uint32_t SSCGR
    __IO uint32_t PLLI2SCFGR;  // RCC PLLI2S config. reg.
    __IO uint32_t PLLSAICFGR;  // RCC PLLSAI config. reg.
    __IO uint32_t DCKCFGR;
    __IO uint32_t CKGATENR;
    __IO uint32_t DCKCFGR2;
} RCC_TypeDef;

```

(1) RCC clock control register (RCC_CR)

Address offset: 0x00

Reset value: 0x0000 XX83 where X is undefined.

Access: no wait state, word, half-word and byte access

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Reserved				PLLI2S RDY	PLLI2S ON	PLLRDY	PLLON	Reserved				CSS ON	HSE BYP	HSE RDY	HSE ON
				r	rW	r	rW					rW	rW	r	rW
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
HSICAL[7:0]								HSITRIM[4:0]					Res.	HSI RDY	HSION
r	r	r	r	r	r	r	r	rW	rW	rW	rW	rW		r	rW

- Bits 31:28

Reserved, must be kept at reset value.
- Bit 27

PLLI2SRDY: PLLI2S clock ready flag
Set by hardware to indicate that the PLLI2S is locked.
0: PLLI2S unlocked
1: PLLI2S locked
- Bit 26

PLLI2SON: PLLI2S enable
Set and cleared by software to enable PLLI2S.
Cleared by hardware when entering Stop or Standby mode.
0: PLLI2S OFF
1: PLLI2S ON
- Bit 25

PLLRDY: Main PLL (PLL) clock ready flag
Set by hardware to indicate that PLL is locked.
0: PLL unlocked
1: PLL locked
- Bit 24

PLLON: Main PLL (PLL) enable
Set and cleared by software to enable PLL.
Cleared by hardware when entering Stop or Standby mode. This bit cannot be reset if PLL clock is used as the system clock.
0: PLL OFF
1: PLL ON
- Bits 23:20

Reserved, must be kept at reset value.
- Bit 19

CSSON: Clock security system enable
Set and cleared by software to enable the clock security system. When CSSON is set, the clock detector is enabled by hardware when the HSE oscillator is ready, and disabled by hardware if an oscillator failure is detected.
0: Clock security system OFF (Clock detector OFF)
1: Clock security system ON (Clock detector ON if HSE oscillator is stable, OFF if not)
- Bit 18

HSEBYP: HSE clock bypass
Set and cleared by software to bypass the oscillator with an external clock. The external clock must be enabled with the HSEON bit, to be used by the device.
The HSEBYP bit can be written only if the HSE oscillator is disabled.
0: HSE oscillator not bypassed
1: HSE oscillator bypassed with an external clock
- Bit 17

HSERDY: HSE clock ready flag
Set by hardware to indicate that the HSE oscillator is stable. After the HSEON bit is cleared, HSERDY goes low after 6 HSE oscillator clock cycles.
0: HSE oscillator not ready
1: HSE oscillator ready
- Bit 16

HSEON: HSE clock enable
Set and cleared by software.
Cleared by hardware to stop the HSE oscillator when entering Stop or Standby mode. This bit cannot be reset if the HSE oscillator is used directly or indirectly as the system clock.
0: HSE oscillator OFF
1: HSE oscillator ON
- Bits 15:8

HSICAL[7:0]: Internal high-speed clock calibration
These bits are initialized automatically at startup.
- Bits 7:3

HSITRIM[4:0]: Internal high-speed clock trimming
These bits provide an additional user-programmable trimming value that is added to the HSICAL[7:0] bits. It can be programmed to adjust to variations in voltage and temperature that influence the frequency of the internal HSI RC.
- Bit 2

Reserved, must be kept at reset value.
- Bit 1

HSIRDY: Internal high-speed clock ready flag
Set by hardware to indicate that the HSI oscillator is stable. After the HSION bit is cleared, HSIRDY goes low after 6 HSI clock cycles.
0: HSI oscillator not ready
1: HSI oscillator ready
- Bit 0

HSION: Internal high-speed clock enable
Set and cleared by software.
Set by hardware to force the HSI oscillator ON when leaving the Stop or Standby mode or in case of a failure of the HSE oscillator used directly or indirectly as the system clock. This bit cannot be cleared if the HSI is used directly or indirectly as the system clock.
0: HSI oscillator OFF
1: HSI oscillator ON

(2-1) RCC PLL configuration register (RCC_PLLCFGR)

Address offset: 0x04

Reset value: 0x2400 3010

Access: no wait state, word, half-word and byte access.

This register is used to configure the PLL clock outputs according to the formulas:

- $f_{(VCO\ clock)} = f_{(PLL\ clock\ input)} \times (PLL_N / PLL_M)$
- $f_{(PLL\ general\ clock\ output)} = f_{(VCO\ clock)} / PLL_P$
- $f_{(USB\ OTG\ FS,\ SDIO,\ RNG\ clock\ output)} = f_{(VCO\ clock)} / PLL_Q$

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Reserved				PLLQ3	PLLQ2	PLLQ1	PLLQ0	Reserved	PLLSRC	Reserved				PLL_P1	PLL_P0
				rw	rw	rw	rw		rw					rw	rw
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Reserved	PLL_N								PLL_M5	PLL_M4	PLL_M3	PLL_M2	PLL_M1	PLL_M0	
	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw

Bit 31:28 Reserved, must be kept at reset value.

Bits 27:24 **PLLQ**: Main PLL (PLL) division factor for USB OTG FS, SDIO and random number generator clocks

Set and cleared by software to control the frequency of USB OTG FS clock, the random number generator clock and the SDIO clock. These bits should be written only if PLL is disabled.

Caution: The USB OTG FS requires a 48 MHz clock to work correctly. The SDIO and the random number generator need a frequency lower than or equal to 48 MHz to work correctly.

USB OTG FS clock frequency = VCO frequency / PLLQ with $2 \leq PLLQ \leq 15$

0000: PLLQ = 0, wrong configuration

0001: PLLQ = 1, wrong configuration

0010: PLLQ = 2

0011: PLLQ = 3

0100: PLLQ = 4

...

1111: PLLQ = 15

Bit 23 Reserved, must be kept at reset value.

Bit 22 **PLLSRC**: Main PLL(PLL) and audio PLL (PLL12S) entry clock source

Set and cleared by software to select PLL and PLL12S clock source. This bit can be written only when PLL and PLL12S are disabled.

0: HSI clock selected as PLL and PLL12S clock entry

1: HSE oscillator clock selected as PLL and PLL12S clock entry

Bits 17:16 Reserved, must be kept at reset value.

Bits 17:16 **PLLP**: Main PLL (PLL) division factor for main system clock

Set and cleared by software to control the frequency of the general PLL output clock. These bits can be written only if PLL is disabled.

Caution: The software has to set these bits correctly not to exceed 168 MHz on this domain.

PLL output clock frequency = VCO frequency / PLLP with PLLP = 2, 4, 6, or 8

00: PLLP = 2

01: PLLP = 4

10: PLLP = 6

11: PLLP = 8

Bits 14:6 **PLL_N**: Main PLL (PLL) multiplication factor for VCO

Set and cleared by software to control the multiplication factor of the VCO. These bits can be written only when PLL is disabled. Only half-word and word accesses are allowed to write these bits.

Caution: The software has to set these bits correctly to ensure that the VCO output frequency is between 192 and 432 MHz.

VCO output frequency = VCO input frequency × PLLN with $192 \leq PLLN \leq 432$

000000000: PLLN = 0, wrong configuration

000000001: PLLN = 1, wrong configuration

...

011000000: PLLN = 192

...

110110000: PLLN = 432

110110001: PLLN = 433, wrong configuration

...

111111111: PLLN = 511, wrong configuration

Bits 5:0 **PLLM**: Division factor for the main PLL (PLL) and audio PLL (PLL12S) input clock

Set and cleared by software to divide the PLL and PLL12S input clock before the VCO. These bits can be written only when the PLL and PLL12S are disabled.

Caution: The software has to set these bits correctly to ensure that the VCO input frequency ranges from 1 to 2 MHz. It is recommended to select a frequency of 2 MHz to limit PLL jitter.

VCO input frequency = PLL input clock frequency / PLLM with $2 \leq PLLM \leq 63$

000000: PLLM = 0, wrong configuration

000001: PLLM = 1, wrong configuration

000010: PLLM = 2

000011: PLLM = 3

000100: PLLM = 4

...

111110: PLLM = 62

111111: PLLM = 63

(2-2) RCC PLL configuration register (RCC_PLLCFGR)

Address offset: 0x04

Reset value: 0x2400 3010

Access: no wait state, word, half-word and byte access.

This register is used to configure the PLL clock outputs according to the formulas:

- $f_{(VCO\ clock)} = f_{(PLL\ clock\ input)} \times (PLL_N / PLL_M)$
- $f_{(PLL\ general\ clock\ output)} = f_{(VCO\ clock)} / PLL_P$
- $f_{(USB\ OTG\ FS,\ SDIO,\ RNG\ clock\ output)} = f_{(VCO\ clock)} / PLL_Q$

(3-1) RCC clock configuration register (RCC_CFGR)

Address offset: 0x08

Reset value: 0x0000 0000

Access: 0 ≤ wait state ≤ 2, word, half-word and byte access

1 or 2 wait states inserted only if the access occurs during a clock source switch.

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
MCO2		MCO2 PRE[2:0]			MCO1 PRE[2:0]			I2SSC R	MCO1		RTCPRE[4:0]				
rw		rw	rw	rw	rw	rw	rw	rw	rw		rw	rw	rw	rw	rw
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
PPRE2[2:0]			PPRE1[2:0]			Reserved		HPRE[3:0]				SWS1	SWS0	SW1	SW0
rw	rw	rw	rw	rw	rw			rw	rw	rw	rw	r	r	rw	rw

Bits 31:30 **MCO2[1:0]**: Microcontroller clock output 2

Set and cleared by software. Clock source selection may generate glitches on MCO2. It is highly recommended to configure these bits only after reset before enabling the external oscillators and the PLLs.

00: System clock (SYSCLK) selected

01: PLLI2S clock selected

10: HSE oscillator clock selected

11: PLL clock selected

Bits 27:29 **MCO2PRE**: MCO2 prescaler

Set and cleared by software to configure the prescaler of the MCO2. Modification of this prescaler may generate glitches on MCO2. It is highly recommended to change this prescaler only after reset before enabling the external oscillators and the PLLs.

0xx: no division

100: division by 2

101: division by 3

110: division by 4

111: division by 5

Bits 24:26 **MCO1PRE**: MCO1 prescaler

Set and cleared by software to configure the prescaler of the MCO1. Modification of this prescaler may generate glitches on MCO1. It is highly recommended to change this prescaler only after reset before enabling the external oscillators and the PLL.

0xx: no division

100: division by 2

101: division by 3

110: division by 4

111: division by 5

Bit 23 **I2SSRC**: I2S clock selection

Set and cleared by software. This bit allows to select the I2S clock source between the PLLI2S clock and the external clock. It is highly recommended to change this bit only after reset and before enabling the I2S module.

0: PLLI2S clock used as I2S clock source

1: External clock mapped on the I2S_CKIN pin used as I2S clock source

(3-2) RCC clock configuration register (RCC_CFGR)

Bits 22:21 **MCO1**: Microcontroller clock output 1

Set and cleared by software. Clock source selection may generate glitches on MCO1. It is highly recommended to configure these bits only after reset before enabling the external oscillators and PLL.

00: HSI clock selected

01: LSE oscillator selected

10: HSE oscillator clock selected

11: PLL clock selected

Bits 20:16 **RTCPRE**: HSE division factor for RTC clock

Set and cleared by software to divide the HSE clock input clock to generate a 1 MHz clock for RTC.

Caution: The software has to set these bits correctly to ensure that the clock supplied to the RTC is 1 MHz. These bits must be configured if needed before selecting the RTC clock source.

00000: no clock

00001: no clock

00010: HSE/2

00011: HSE/3

00100: HSE/4

...

11110: HSE/30

11111: HSE/31

Bits 15:13 **PPRE2**: APB high-speed prescaler (APB2)

Set and cleared by software to control APB high-speed clock division factor.

Caution: The software has to set these bits correctly not to exceed 84 MHz on this domain. The clocks are divided with the new prescaler factor from 1 to 16 AHB cycles after PPRE2 write.

0xx: AHB clock not divided

100: AHB clock divided by 2

101: AHB clock divided by 4

110: AHB clock divided by 8

111: AHB clock divided by 16

Bits 12:10 **PPRE1**: APB Low speed prescaler (APB1)

Set and cleared by software to control APB low-speed clock division factor.

Caution: The software has to set these bits correctly not to exceed 42 MHz on this domain. The clocks are divided with the new prescaler factor from 1 to 16 AHB cycles after PPRE1 write.

0xx: AHB clock not divided

100: AHB clock divided by 2

101: AHB clock divided by 4

110: AHB clock divided by 8

111: AHB clock divided by 16

Bits 9:8 Reserved, must be kept at reset value.

Bits 7:4 **HPRE**: AHB prescaler

Set and cleared by software to control AHB clock division factor.

Caution: The clocks are divided with the new prescaler factor from 1 to 16 AHB cycles after HPRE write.

Caution: The AHB clock frequency must be at least 25 MHz when the Ethernet is used.

0xxx: system clock not divided

1000: system clock divided by 2

1001: system clock divided by 4

1010: system clock divided by 8

1011: system clock divided by 16

1100: system clock divided by 64

1101: system clock divided by 128

1110: system clock divided by 256

1111: system clock divided by 512

Bits 3:2 **SWS**: System clock switch status

Set and cleared by hardware to indicate which clock source is used as the system clock.

00: HSI oscillator used as the system clock

01: HSE oscillator used as the system clock

10: PLL used as the system clock

11: not applicable

Bits 1:0 **SW**: System clock switch

Set and cleared by software to select the system clock source.

Set by hardware to force the HSI selection when leaving the Stop or Standby mode or in case of failure of the HSE oscillator used directly or indirectly as the system clock.

00: HSI oscillator selected as system clock

01: HSE oscillator selected as system clock

10: PLL selected as system clock

11: not allowed

(4) RCC AHB1 peripheral clock enable register (RCC_AHB1ENR)

Address offset: 0x30

Reset value: 0x0010 0000

Access: no wait state, word, half-word and byte access.

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Reserved	OTGHSULPIEN	OTGHSEN	ETHMACPTPEN	ETHMACRXEN	ETHMACTXEN	ETHMACEN	Reserved			DMA2EN	DMA1EN	CCMDATARAMEN	Res.	BKPSRAMEN	Reserved
	rw	rw	rw	rw	rw	rw				rw	rw			rw	
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Reserved			CRCEN	Reserved			GPIOIEN	GPIOHEN	GPIOGEN	GPIOFEN	GPIOEEN	GPIODEN	GPIOCEN	GPIOBEN	GPIOAEN
			rw				rw	rw	rw	rw	rw	rw	rw	rw	rw

- Bits 31

Reserved, must be kept at reset value.
- Bit 30

OTGHSULPIEN: USB OTG HSULPI clock enable
Set and cleared by software.
0: USB OTG HS ULPI clock disabled
1: USB OTG HS ULPI clock enabled
- Bit 29

OTGHSEN: USB OTG HS clock enable
Set and cleared by software.
0: USB OTG HS clock disabled
1: USB OTG HS clock enabled
- Bit 28

ETHMACPTPEN: Ethernet PTP clock enable
Set and cleared by software.
0: Ethernet PTP clock disabled
1: Ethernet PTP clock enabled
- Bit 27

ETHMACRXEN: Ethernet Reception clock enable
Set and cleared by software.
0: Ethernet Reception clock disabled
1: Ethernet Reception clock enabled
- Bit 26

ETHMACTXEN: Ethernet Transmission clock enable
Set and cleared by software.
0: Ethernet Transmission clock disabled
1: Ethernet Transmission clock enabled
- Bit 25

ETHMACEN: Ethernet MAC clock enable
Set and cleared by software.
0: Ethernet MAC clock disabled
1: Ethernet MAC clock enabled
- Bits 24:23

Reserved, must be kept at reset value.
- Bit 22

DMA2EN: DMA2 clock enable
Set and cleared by software.
0: DMA2 clock disabled
1: DMA2 clock enabled
- Bit 21

DMA1EN: DMA1 clock enable
Set and cleared by software.
0: DMA1 clock disabled
1: DMA1 clock enabled
- Bit 20

CCMDATARAMEN: CCM data RAM clock enable
Set and cleared by software.
0: CCM data RAM clock disabled
1: CCM data RAM clock enabled
- Bits 19

Reserved, must be kept at reset value.
- Bit 18

BKPSRAMEN: Backup SRAM interface clock enable
Set and cleared by software.
0: Backup SRAM interface clock disabled
1: Backup SRAM interface clock enabled
- Bits 17:13

Reserved, must be kept at reset value.
- Bit 12

CRCEN: CRC clock enable
Set and cleared by software.
0: CRC clock disabled
1: CRC clock enabled
- Bits 11:9

Reserved, must be kept at reset value.
- Bit 8

GPIOIEN: IO port I clock enable
Set and cleared by software.
0: IO port I clock disabled
1: IO port I clock enabled
- Bit 7

GPIOHEN: IO port H clock enable
Set and cleared by software.
0: IO port H clock disabled
1: IO port H clock enabled
- Bit 6

GPIOGEN: IO port G clock enable
Set and cleared by software.
0: IO port G clock disabled
1: IO port G clock enabled
- Bit 5

GPIOFEN: IO port F clock enable
Set and cleared by software.
0: IO port F clock disabled
1: IO port F clock enabled
- Bit 4

GPIOEEN: IO port E clock enable
Set and cleared by software.
0: IO port E clock disabled
1: IO port E clock enabled
- Bit 3

GPIODEN: IO port D clock enable
Set and cleared by software.
0: IO port D clock disabled
1: IO port D clock enabled
- Bit 2

GPIOCEN: IO port C clock enable
Set and cleared by software.
0: IO port C clock disabled
1: IO port C clock enabled
- Bit 1

GPIOBEN: IO port B clock enable
Set and cleared by software.
0: IO port B clock disabled
1: IO port B clock enabled
- Bit 0

GPIOAEN: IO port A clock enable
Set and cleared by software.
0: IO port A clock disabled
1: IO port A clock enabled

(5) RCC AHB2 peripheral clock enable register (RCC_AHB2ENR)

Address offset: 0x34

Reset value: 0x0000 0000

Access: no wait state, word, half-word and byte access.

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Reserved															
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Reserved								OTGFSEN	RNGEN	HASHEN	CRYPEN	Reserved			DCMIEN
								rw	rw	rw	rw				rw

Bits 31:8 Reserved, must be kept at reset value.

Bit 7 **OTGFSEN**: USB OTG FS clock enable
Set and cleared by software.
0: USB OTG FS clock disabled
1: USB OTG FS clock enabled

Bit 6 **RNGEN**: Random number generator clock enable
Set and cleared by software.
0: Random number generator clock disabled
1: Random number generator clock enabled

Bit 5 **HASHEN**: Hash modules clock enable
Set and cleared by software.
0: Hash modules clock disabled
1: Hash modules clock enabled

Bit 4 **CRYPEN**: Cryptographic modules clock enable
Set and cleared by software.
0: cryptographic module clock disabled
1: cryptographic module clock enabled

Bit 3:1 Reserved, must be kept at reset value.

Bit 0 **DCMIEN**: Camera interface enable
Set and cleared by software.
0: Camera interface clock disabled
1: Camera interface clock enabled

(6) RCC AHB3 peripheral clock enable register (RCC_AHB3ENR)

Address offset: 0x38

Reset value: 0x0000 0000

Access: no wait state, word, half-word and byte access.

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Reserved															
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Reserved															FSMCEN
															rw

Bits 31:1 Reserved, must be kept at reset value.

Bit 0 **FSMCEN**: Flexible static memory controller module clock enable
Set and cleared by software.
0: FSMC module clock disabled
1: FSMC module clock enabled

(7) RCC APB1 peripheral clock enable register (RCC_APB1ENR)

Address offset: 0x40

Reset value: 0x0000 0000

Access: no wait state, word, half-word and byte access.

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Reserved		DAC EN	PWR EN	Reser- ved	CAN2 EN	CAN1 EN	Reser- ved	I2C3 EN	I2C2 EN	I2C1 EN	UART5 EN	UART4 EN	USART3 EN	USART2 EN	Reser- ved
		rw	rw		rw	rw		rw	rw	rw	rw	rw	rw	rw	
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
SPI3 EN	SPI2 EN	Reserved		WWDG EN	Reserved		TIM14 EN	TIM13 EN	TIM12 EN	TIM7 EN	TIM6 EN	TIM5 EN	TIM4 EN	TIM3 EN	TIM2 EN
rw	rw			rw			rw	rw	rw	rw	rw	rw	rw	rw	rw

- Bits 31:30 Reserved, must be kept at reset value.

Bit 29 **DACEN:** DAC interface clock enable
Set and cleared by software.
0: DAC interface clock disabled
1: DAC interface clock enable

Bit 28 **PWREN:** Power interface clock enable
Set and cleared by software.
0: Power interface clock disabled
1: Power interface clock enable

Bit 27 Reserved, must be kept at reset value.

Bit 26 **CAN2EN:** CAN 2 clock enable
Set and cleared by software.
0: CAN 2 clock disabled
1: CAN 2 clock enabled

Bit 25 **CAN1EN:** CAN 1 clock enable
Set and cleared by software.
0: CAN 1 clock disabled
1: CAN 1 clock enabled

Bit 24 Reserved, must be kept at reset value.

Bit 23 **I2C3EN:** I2C3 clock enable
Set and cleared by software.
0: I2C3 clock disabled
1: I2C3 clock enabled

Bit 22 **I2C2EN:** I2C2 clock enable
Set and cleared by software.
0: I2C2 clock disabled
1: I2C2 clock enabled

Bit 21 **I2C1EN:** I2C1 clock enable
Set and cleared by software.
0: I2C1 clock disabled
1: I2C1 clock enabled

Bit 20 **UART5EN:** UART5 clock enable
Set and cleared by software.
0: UART5 clock disabled
1: UART5 clock enabled

Bit 19 **UART4EN:** UART4 clock enable
Set and cleared by software.
0: UART4 clock disabled
1: UART4 clock enabled

Bit 18 **USART3EN:** USART3 clock enable
Set and cleared by software.
0: USART3 clock disabled
1: USART3 clock enabled
- Bit 17 **USART2EN:** USART2 clock enable
Set and cleared by software.
0: USART2 clock disabled
1: USART2 clock enabled

Bit 16 Reserved, must be kept at reset value.

Bit 15 **SPI3EN:** SPI3 clock enable
Set and cleared by software.
0: SPI3 clock disabled
1: SPI3 clock enabled

Bit 14 **SPI2EN:** SPI2 clock enable
Set and cleared by software.
0: SPI2 clock disabled
1: SPI2 clock enabled

Bits 13:12 Reserved, must be kept at reset value.

Bit 11 **WWDGEN:** Window watchdog clock enable
Set and cleared by software.
0: Window watchdog clock disabled
1: Window watchdog clock enabled

Bit 10:9 Reserved, must be kept at reset value.

Bit 8 **TIM14EN:** TIM14 clock enable
Set and cleared by software.
0: TIM14 clock disabled
1: TIM14 clock enabled

Bit 7 **TIM13EN:** TIM13 clock enable
Set and cleared by software.
0: TIM13 clock disabled
1: TIM13 clock enabled

Bit 6 **TIM12EN:** TIM12 clock enable
Set and cleared by software.
0: TIM12 clock disabled
1: TIM12 clock enabled

Bit 5 **TIM7EN:** TIM7 clock enable
Set and cleared by software.
0: TIM7 clock disabled
1: TIM7 clock enabled

Bit 4 **TIM6EN:** TIM6 clock enable
Set and cleared by software.
0: TIM6 clock disabled
1: TIM6 clock enabled

Bit 3 **TIM5EN:** TIM5 clock enable
Set and cleared by software.
0: TIM5 clock disabled
1: TIM5 clock enabled
- Bit 2 **TIM4EN:** TIM4 clock enable
Set and cleared by software.
0: TIM4 clock disabled
1: TIM4 clock enabled

Bit 1 **TIM3EN:** TIM3 clock enable
Set and cleared by software.
0: TIM3 clock disabled
1: TIM3 clock enabled

Bit 0 **TIM2EN:** TIM2 clock enable
Set and cleared by software.
0: TIM2 clock disabled
1: TIM2 clock enabled

(8) RCC APB2 peripheral clock enable register (RCC_APB2ENR)

Address offset: 0x44

Reset value: 0x0000 0000

Access: no wait state, word, half-word and byte access.

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Reserved													TIM11 EN	TIM10 EN	TIM9 EN
													RW	RW	RW
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Reser- ved	SYSCF G EN	Reser- ved	SPI1 EN	SDIO EN	ADC3 EN	ADC2 EN	ADC1 EN	Reserved		USART6 EN	USART1 EN	Reserved		TIM8 EN	TIM1 EN
	RW		RW	RW	RW	RW	RW			RW	RW				

Bits 31:19 Reserved, must be kept at reset value.

Bit 18 **TIM11EN**: TIM11 clock enable
Set and cleared by software.
0: TIM11 clock disabled
1: TIM11 clock enabled

Bit 17 **TIM10EN**: TIM10 clock enable
Set and cleared by software.
0: TIM10 clock disabled
1: TIM10 clock enabled

Bit 16 **TIM9EN**: TIM9 clock enable
Set and cleared by software.
0: TIM9 clock disabled
1: TIM9 clock enabled

Bit 15 Reserved, must be kept at reset value.

Bit 14 **SYSCFGEN**: System configuration controller clock enable
Set and cleared by software.
0: System configuration controller clock disabled
1: System configuration controller clock enabled

Bit 13 Reserved, must be kept at reset value.

Bit 12 **SPI1EN**: SPI1 clock enable
Set and cleared by software.
0: SPI1 clock disabled
1: SPI1 clock enabled

Bit 11 **SDIOEN**: SDIO clock enable
Set and cleared by software.
0: SDIO module clock disabled
1: SDIO module clock enabled

Bit 10 **ADC3EN**: ADC3 clock enable
Set and cleared by software.
0: ADC3 clock disabled
1: ADC3 clock disabled

Bit 9 **ADC2EN**: ADC2 clock enable
Set and cleared by software.
0: ADC2 clock disabled
1: ADC2 clock disabled

Bit 8 **ADC1EN**: ADC1 clock enable
Set and cleared by software.
0: ADC1 clock disabled
1: ADC1 clock disabled

Bits 7:6 Reserved, must be kept at reset value.

Bit 5 **USART6EN**: USART6 clock enable
Set and cleared by software.
0: USART6 clock disabled
1: USART6 clock enabled

Bit 4 **USART1EN**: USART1 clock enable
Set and cleared by software.
0: USART1 clock disabled
1: USART1 clock enabled

Bits 3:2 Reserved, must be kept at reset value.

Bit 1 **TIM8EN**: TIM8 clock enable
Set and cleared by software.
0: TIM8 clock disabled
1: TIM8 clock enabled

Bit 0 **TIM1EN**: TIM1 clock enable
Set and cleared by software.
0: TIM1 clock disabled
1: TIM1 clock enabled