






Positive edge triggered flipflop:







D latch:







4 bit_shift register: sipo









SISO:



Optional : D_FF With transistors :





SISO:

