		Reference	Card	
add	rd, rs	Add	rd = rd + rs	R 0 / 000
dec	rd, rs	Decrement	rd = rs - 1	R 0 / 001
and	rd, rs	And	If (rd==rs) rd = rs & 0x0F Else rd = rs & 0x01	R 0 / 010
ког	rd, rs	Xor	rd = rd ^ rs	R 0 / 011
sdm	rd, rs	Square and Drop Middle 8-bits	rd = DM_8(rs^2)	R 0 / 100
srl	rd, rs	Shift Right Logical	rd = rd >> rs + 1	R 0 / 101
sb	rd, rs	Store Byte	M[rs] = rd	R 0 / 110
b	rd, rs	Load Byte	rd = M[rs]	R 0 / 111
addi	rd, imm	Add Immediate	rd = rd + imm	10
bnez	rd, imm	Branch Not Equal Zero	if (rd !=0), pc = ([pc + 1] + imm)	11

		Control Signals							
	MemToReg	MemWrite	BnD	ALUControl	ALUSrc	RegWrite			
add	0	0	xx	0010	0	1			
dec	0	0	10	1010	0	1			
and	0	0	00	0000	0	1			
xor	0	0	00	0001	0	1			
sdm	0	0	00	0101	0	1			
srl	0	0	00	0111	0	1			
sb	0	1	00	0100	0	0			
lb	1	0	00	0100	0	1			
addi	0	0	00	0010	1	1			
bnez	х	0	01	1010	1	0			