

# TPS63070 2V~16V 昇降圧型コンバータ、3.6Aスイッチ電流

## 1 特長

- 入力電圧範囲: 2.0V~16V
- 出力電圧範囲: 2.5V~9V
- 最大95%の効率
- PWMモードで+/-1%のDC精度
- PFMモードで+3%/-1%のDC精度
- 降圧モードで2Aの出力電流
- 昇圧モードで2Aの出力電流  
( $V_{IN} = 4V$ 、 $V_{OUT} = 5V$ )
- 高精度のENABLE入力
  - ユーザー定義の低電圧誤動作防止
  - 正確なシーケンシング
- 降圧モードと昇圧モードとの自動遷移
- デバイスの静止電流標準値: 50 $\mu$ A
- 固定および可変の出力電圧オプション
- 出力放電オプション
- パワー・セーブ・モードにより出力電力が低い時に効率が向上
- 2.4MHzの強制固定周波数動作と同期オプション
- パワー・グッド出力
- VSELにより出力電圧を簡単に変更可能
- シャットダウン中の負荷切断
- 過熱保護
- 入力/出力過電圧保護
- QFNパッケージで利用可能

## 2 アプリケーション

- デュアル・リチウムイオン・アプリケーション
- 産業用の計測機器
- DSCおよびカムコーダー
- ノートブック・コンピュータ
- ウルトラ・モバイルPCおよびモバイル・インターネット・デバイス
- 個人用医療機器

## 3 概要


TPS6307xは高効率で静止電流の低い昇降圧型コンバータであり、入力電圧が出力電圧よりも高い、または低い可能性のあるアプリケーションに適しています。出力電流は、昇圧モードと降圧モードの両方で、2Aまで対応できます。この昇降圧コンバータは、固定周波数のパルス幅変調(PWM)コントローラを基礎とし、同期整流を使用して最大の効率を実現しています。負荷電流が低い時にはコンバータがパワー・セーブ・モードに移行し、広い負荷電流範囲にわたって高効率を維持します。コンバータをディスエーブルにすれば、バッテリの消耗を最小限に抑えることができます。シャットダウン時には、バッテリーから負荷が切断されます。このデバイスは、2.5mm×3mmのQFNパッケージで供給されます。

### 製品情報<sup>(1)</sup>


型番	パッケージ	本体サイズ(公称)
TPS63070	VQFN	2.5mm×3mm
TPS630701	VQFN	2.5mm×3mm
TPS630702	VQFN	2.5mm×3mm

(1) 利用可能なすべてのパッケージについては、このデータシートの末尾にある注文情報を参照してください。

### 効率と出力電流との関係、 $V_{OUT} = 5V$



### 概略回路図



Copyright © 2016, Texas Instruments Incorporated



英語版のTI製品についての情報を翻訳したこの資料は、製品の概要を確認する目的で便宜的に提供しているものです。該当する正式な英語版の最新情報は、www.ti.comで閲覧でき、その内容が常に優先されます。TIでは翻訳の正確性および妥当性につきましては一切保証いたしません。実際の設計などの前には、必ず最新版の英語版をご参照くださいますようお願いいたします。

English Data Sheet: SLVSC58

## 目次

<b>1 特長</b>	1	<b>9 Application and Implementation</b>	16
<b>2 アプリケーション</b>	1	9.1 Application Information	16
<b>3 概要</b>	1	9.2 Typical Application for adjustable version	16
<b>4 改訂履歴</b>	2	9.3 Typical Application for Fixed Voltage Version	26
<b>5 Device Comparison Table</b>	3	<b>10 Power Supply Recommendations</b>	31
<b>6 Pin Configuration and Functions</b>	3	10.1 Thermal Information	31
<b>7 Specifications</b>	4	<b>11 Layout</b>	32
7.1 Absolute Maximum Ratings	4	11.1 Layout Guidelines	32
7.2 ESD Ratings	4	11.2 Layout Example	32
7.3 Recommended Operating Conditions	4	<b>12 デバイスおよびドキュメントのサポート</b>	33
7.4 Thermal Information	5	12.1 デバイス・サポート	33
7.5 Electrical Characteristics	6	12.2 関連リンク	33
7.6 Typical Characteristics	8	12.3 ドキュメントの更新通知を受け取る方法	33
<b>8 Detailed Description</b>	9	12.4 コミュニティ・リソース	33
8.1 Overview	9	12.5 商標	33
8.2 Functional Block Diagram TPS63070	9	12.6 静電気放電に関する注意事項	33
8.3 Functional Block Diagram TPS630701	10	12.7 Glossary	33
8.4 Feature Description	10	<b>13 メカニカル、パッケージ、および注文情報</b>	33
8.5 Device Functional Modes	14		

## 4 改訂履歴

資料番号末尾の英字は改訂を表しています。その改訂履歴は英語版に準じています。

### Revision A (August 2016) から Revision B に変更

	Page
• 各種の小さな編集上の更新および訂正 追加	1
• TPS630702 バリエーション 追加	1
• Added TPS630702 Variant with "output discharge=on" option	3
• Added TPS630702 VOUT info	7
• Added TPS630702 VFB info at 3 instances	7
• Added Parameter Name ROD to output discharge resistance row	7
• Added Link to TechNote SLVAE62	13
• Added more descriptive text for better understanding	15
• Changed Description of Discharge Feature, reflecting TPS630702	15
• Changed description of output voltage programming to match EC table	17
• Added table of content for application curves	20
• 追加 TPS630702 バリエーション	33


### 2016年6月発行のものから更新

	Page
• 完全な量産データを 追加	1

## 5 Device Comparison Table

Device Number	Features	Output Voltage	Marking
TPS63070	output discharge = off	adjustable	3070
TPS630701	output discharge = off	fixed 5 V	0701
TPS630702	output discharge = on	adjustable	0702

## 6 Pin Configuration and Functions



### Pin Functions

PIN NAME	PIN NO.	I/O	DESCRIPTION
EN	14	I	Enable input. Pull high to enable the device, pull low to disable the device.
FB	5	I	Voltage feedback of adjustable versions, must be connected to VOUT on fixed output voltage versions
GND	4		Control / logic ground
L1	11	I	Connection for Inductor
L2	9	I	Connection for Inductor
PS/SYNC	1	I	Pull to low for forced PWM, pull high for PWM/PFM (power save) mode. Apply a clock signal to synchronize to an external frequency.
PG	2	O	Open drain power good output
PGND	10		Power ground
VIN	12, 13	I	Supply voltage for power stage
VOUT	7, 8	O	Buck-boost converter output
VAUX	3	O	Connection for Capacitor of internal voltage regulator. This pin must not be loaded externally.
VSEL	15	I	Voltage scaling input. A high level on this pin enables a transistor which pulls pin FB2 to GND.
FB2	6	O	Voltage scaling output. Connect a resistor from FB to FB2 to change the voltage divider ratio on the feedback pin. A logic high level on VSEL will change the output voltage to a higher value. Leave the pin open or connect to GND if not used.

## 7 Specifications

### 7.1 Absolute Maximum Ratings

over operating junction temperature range (unless otherwise noted)<sup>(1)</sup>

		MIN	MAX	UNIT
Voltage range	VIN, PS/SYNC, EN, VSEL	-0.3	20	V
	L1	-0.3	20	V
	L1 (transient for t<10ns) <sup>(2)</sup>	-3	25	V
	L2, PG, VOUT, FB	-0.3	12	V
	L2 (transient for t<10ns) <sup>(2)</sup>	-3	15	V
	AUX	-0.3	7	V
	FB2	-0.3	3	V
Operating junction temperature, T <sub>j</sub>		-40	150	°C
Storage temperature range, T <sub>stg</sub>		-65	150	°C

- (1) Stresses beyond those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under *Recommended Operating Conditions*. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
- (2) While switching

### 7.2 ESD Ratings

			VALUE	UNIT
V <sub>(ESD)</sub>	Electrostatic discharge	Human body model (HBM), per ANSI/ESDA/JEDEC JS-001, all pins <sup>(1)</sup>	±2000	V
		Charged device model (CDM), per JEDEC specification JESD22-C101, all pins <sup>(2)</sup>	±500	

- (1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.
- (2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

### 7.3 Recommended Operating Conditions

over operating junction temperature range (unless otherwise noted)

	MIN	NOM	MAX	UNIT
Supply voltage at VIN	2.0		16	V
Output Voltage	2.5		9	V
Effective Inductance	0.7	1.5	2.8	µH
Capacitance connected to VIN pin	4.7	10		µF
Capacitance connected to VAUX pin		100		nF
Total capacitance connected to VOUT pin <sup>(1)</sup>	15	47	470	µF
duty cycle in buck mode over recommended operating conditions	30			%
duty cycle in buck mode over recommended operating conditions but effective output capacitance C <sub>out,eff</sub> ≥ 40µF; effective inductance L <sub>eff</sub> = 0.7µH to 1.8µH	20			%
Operating junction temperature range, T <sub>j</sub>	-40		125	°C

- (1) Due to the dc bias effect of ceramic capacitors, the effective capacitance is lower than the nominal value when a voltage is applied. This is why the capacitance is specified to allow the selection of the minimal capacitor required with the dc bias effect for this type of capacitor in mind. The capacitance range given above is for the nominal inductance of 1.5 µH. Please also see the detailed design procedure in the application section about the ratio of inductance and minimum output capacitance.

## 7.4 Thermal Information

THERMAL METRIC <sup>(1)</sup>		TPS63070x	UNIT
		VQFN	
		13 PINS	
R <sub>θJA</sub>	Junction-to-ambient thermal resistance	63	°C/W
R <sub>θJC(top)</sub>	Junction-to-case (top) thermal resistance	42	°C/W
R <sub>θJB</sub>	Junction-to-board thermal resistance	13	°C/W
Ψ <sub>JT</sub>	Junction-to-top characterization parameter	2.4	°C/W
Ψ <sub>JB</sub>	Junction-to-board characterization parameter	13	°C/W
R <sub>θJC(bot)</sub>	Junction-to-case (bottom) thermal resistance	n/a	°C/W

(1) For more information about traditional and new thermal metrics, see the *IC Package Thermal Metrics* application report, [SPRA953](#).

## 7.5 Electrical Characteristics

over  $V_{IN} = 2V$  to  $16V$ ;  $T_j = -40^{\circ}C$  to  $125^{\circ}C$ ; typical values are at  $T_j = 25^{\circ}C$  (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
<b>SUPPLY</b>						
$V_{IN}$	Input voltage range	once started; $V_{out} \geq 3.0\text{ V}$	2.0	16	16	V
$V_{IN}$	Input voltage range	for start-up; $V_{out} < 3.0\text{ V}$	3.0	16	16	V
$I_{OUT}$	Output current	during operation with either $V_{IN} \geq 4.5\text{ V}$ or $V_{OUT} \geq 4.5\text{ V}$ and the boost factor ( $V_{OUT}/V_{IN}$ ) $\leq 1$			2	A
$I_Q$	Quiescent current	into $V_{IN}$ ; $I_{OUT} = 0\text{ mA}$ , $V_{EN} = V_{IN} = 6\text{ V}$ , PFM $V_{OUT} = 5\text{ V}$ ; $T_j = -40^{\circ}C$ to $85^{\circ}C$		54	103	$\mu\text{A}$
$I_Q$	Quiescent current	into $V_{IN}$ ; $I_{OUT} = 0\text{ mA}$ , $V_{EN} = V_{IN} = 6\text{ V}$ , PFM $V_{OUT} = 5\text{ V}$ ; $T_j = -40^{\circ}C$ to $125^{\circ}C$			133	$\mu\text{A}$
$I_Q$	Quiescent current	into $V_{OUT}$ ; $I_{OUT} = 0\text{ mA}$ , $V_{EN} = V_{IN} = 6\text{ V}$ , $V_{OUT} = 5\text{ V}$ , PFM $T_j = -40^{\circ}C$ to $85^{\circ}C$		5	9	$\mu\text{A}$
$I_Q$	Quiescent current	into $V_{OUT}$ ; $I_{OUT} = 0\text{ mA}$ , $V_{EN} = V_{IN} = 6\text{ V}$ , $V_{OUT} = 5\text{ V}$ , PFM $T_j = -40^{\circ}C$ to $125^{\circ}C$			17	$\mu\text{A}$
$I_{SD}$	Shutdown current	$V_{EN} = 0\text{ V}$ ; $T_j = -40^{\circ}C$ to $85^{\circ}C$ ; $V_{IN} = 5\text{ V}$		2	12	$\mu\text{A}$
$I_{SD}$	Shutdown current	$V_{EN} = 0\text{ V}$ ; $T_j = -40^{\circ}C$ to $85^{\circ}C$			26	$\mu\text{A}$
$V_{UVLO}$	Undervoltage lockout threshold	$V_{IN}$ voltage falling	1.7	1.85	1.95	V
$V_{UVLO,TH}$	Undervoltage lockout hysteresis	$V_{IN}$ voltage rising	525	850		mV
$T_{SD}$	Thermal shutdown			160		$^{\circ}\text{C}$
$T_{SD}$	Thermal shutdown hysteresis			20		$^{\circ}\text{C}$
<b>LOGIC SIGNALS: EN, PS/SYNC, PG, VSEL</b>						
$V_{THR}$	Threshold Voltage rising edge for EN pin and PS/SYNC used for PWM/PFM mode change		0.77	0.8	0.83	V
$V_{THF}$	Threshold Voltage falling edge for EN pin and PS/SYNC used for PWM/PFM mode change		0.67	0.7	0.73	V
$V_{IL}$	VSEL low level input voltage; PS/SYNC low level input voltage when used for synchronization				0.3	V
$V_{IH}$	VSEL high level input voltage; PS/SYNC high level input voltage when used for synchronization		1.1			V
	EN, PS/SYNC, VSEL input current				0.2	$\mu\text{A}$
$V_{OL}$	PG output low voltage	$I_{PG} = -1\text{ mA}$			0.4	V
$I_{LKG}$	PG output leakage current	PG pin high impedance; $V_{PG} = 5\text{ V}$			0.2	$\mu\text{A}$
$I_{PG}$	PG sink current				1	mA
$V_{TH\_PG}$	Power Good Threshold Voltage, rising $V_{out}$		94.5	96	98.5	%
$V_{TH\_PG}$	Power Good Threshold Voltage, falling $V_{out}$		90	92	94.5	%





## Electrical Characteristics (continued)

over  $V_{IN} = 2V$  to  $16V$ ;  $T_j = -40^{\circ}C$  to  $125^{\circ}C$ ; typical values are at  $T_j = 25^{\circ}C$  (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
<b>OUTPUT</b>						
V <sub>OUT</sub>	TPS63070/TPS630702 output voltage range <sup>(1)</sup>		2.5	9		V
V <sub>OUT</sub>	TPS630701 output voltage			5.0		V
V <sub>FB</sub>	TPS63070/TPS630702 feedback voltage	PS/SYNC = VIN		800		mV
	feedback impedance	for fixed voltage versions		1.5		MΩ
	feedback leakage	for adjustable version; V <sub>FB</sub> = 0.8V		100		nA
V <sub>FB</sub>	TPS63070/TPS630702 feedback voltage accuracy	PS/SYNC = GND (PWM mode)	-1	1		%
V <sub>OUT</sub>	TPS630701 output voltage accuracy	PS/SYNC = GND (PWM mode)	-1	1		%
V <sub>FB</sub>	TPS63070/TPS630702 feedback voltage accuracy	PS/SYNC = VIN (PFM mode); VIN ≥ 3V	-1	3		%
V <sub>OUT</sub>	TPS630701 output voltage accuracy	PS/SYNC = VIN (PFM mode); VIN ≥ 3V	-1	3		%
f <sub>SW</sub>	Oscillator frequency		2100	2400	2700	kHz
	Frequency range for synchronization		2100		2800	kHz
I <sub>IN,max</sub>	Average, positive input current limit	VIN = 5.0V; V <sub>OUT</sub> = 6.5V; T <sub>j</sub> = 0°C to 125°C	3050	3600	4150	mA
I <sub>IN,max</sub>	Average, negative input current limit	VIN = 5.0V; V <sub>OUT</sub> = 6.5V; T <sub>j</sub> = 0°C to 125°C	1100	1800		mA
R <sub>DS(ON)-BUCK</sub>	High side switch on resistance	VIN = 5 V		50	80	mΩ
	Low side switch on resistance	VIN = 5 V		100	160	mΩ
R <sub>DS(ON)-BOOST</sub>	High side switch on resistance	VIN = 5 V		40	70	mΩ
	Low side switch on resistance	VIN = 5 V		80	125	mΩ
R <sub>DS(ON)-FB2</sub>	FB2 resistance to GND with VSEL = high			25	100	Ω
I <sub>LKG</sub>	Input leakage current into FB2 with VSEL=low	V <sub>FB</sub> = V <sub>FB2</sub> = 0.8V		100		nA
	FB2 sink current			100		μA
	Line regulation	Power Save Mode disabled		0.07		%/V
	Load regulation	Power Save Mode disabled		0.2		%/A
V <sub>AUX</sub>	Maximum bias voltage	VIN ≥ V <sub>OUT</sub> ; VIN < 6V	VIN - 0.3	7		V
		VIN < V <sub>OUT</sub>	V <sub>OUT</sub> - 0.3	7		V
R <sub>OD</sub>	Output discharge resistance (only in TPS630702)	VIN = 5 V; V <sub>OUT</sub> = 5V		200		Ω
t <sub>delay</sub>	Start-up delay	time from EN = V <sub>IH</sub> to device starts switching		70		μs
t <sub>ss</sub>	soft-start time	time to ramp from 5% to 95% of Vout; buck mode; VIN = 7.2 V, Vout = 3.3 V, Iout = 500 mA		400		μs
		time to ramp from 5% to 95% of Vout; boost mode; VIN = 3.0 V, Vout = 3.3 V, Iout = 250 mA		850		μs

(1) Please observe the minimum duty cycle in buck mode

## 7.6 Typical Characteristics


Figure 1.  $R_{DS(on)}$  of High-side Buck SwitchFigure 2.  $R_{DS(on)}$  of High-side Boost SwitchFigure 3.  $R_{DS(on)}$  of Low-side Boost SwitchFigure 4.  $R_{DS(on)}$  of Low-side Buck Switch

## 8 Detailed Description

### 8.1 Overview


The TPS6307x use 4 internal N-channel MOSFETs to maintain synchronous power conversion at all possible operating conditions. This enables the device to keep high efficiency over a wide input voltage and output power range. To regulate the output voltage at all possible input voltage conditions, the device automatically switches from buck operation to boost operation and back as required by the configuration. It always uses one active switch, one rectifying switch, one switch on, and one switch held off. Therefore, it operates as a buck converter when the input voltage is higher than the output voltage, and as a boost converter when the input voltage is lower than the output voltage. There is no mode of operation in which all 4 switches are switching. The RMS current through the switches and the inductor is kept at a minimum, to minimize switching and conduction losses. For the remaining 2 switches, one is kept on and the other is kept off, thus causing no switching losses. Controlling the switches this way allows the converter to always keep high efficiency over the complete input voltage range. The device provides a seamless transition from buck to boost or from boost to buck operation.

### 8.2 Functional Block Diagram TPS63070



**Figure 5. Functional Block Diagram**

### 8.3 Functional Block Diagram TPS630701



Copyright © 2016, Texas Instruments Incorporated

**Figure 6. Functional Block Diagram**

### 8.4 Feature Description

#### 8.4.1 Control Loop Description


The controller circuit of the device is based on an average current mode topology. The average inductor current is regulated by a fast current regulator loop which is controlled by a voltage control loop.

The non inverting input of the transconductance amplifier  $gm_V$  can be assumed to be constant. The output of  $gm_V$  defines the average inductor current. The inductor current is reconstructed by measuring the current through the high side buck MOSFET. This current corresponds exactly to the inductor current in boost mode. In buck mode, the current is measured during the on-time of the same MOSFET. During the off-time, the current is reconstructed internally starting from the peak value reached at the end of the on-time cycle. The average current is then compared to the desired value and the difference, or current error, is amplified and compared to the sawtooth ramp of either the Buck or the Boost. Depending on which of the two ramps is crossed by the signal, either the Buck MOSFETs or the Boost MOSFETs are activated. When the input voltage is close to the output voltage, one buck cycle is followed by a boost cycle. In this condition, not more than three cycle in a row of the same mode are allowed. This control method in the buck-boost region ensures a robust control and the highest efficiency.

For an input voltage above 9 V, and  $V_{OUT}$  below 2.2 V, the switching frequency is reduced by a factor of 2 to keep the minimum on-time at a reasonable value. For short circuit protection, at an output voltage below 1.2V, the low side input FET and the high side output FET are not actively switched but their back-gate diode used for conduction.

TPS6307x also contains a negative current limit. This allows the inductor current to reverse and flow from the output to the input. This is required for forced PWM operation at low output current but also for applications that require a fairly high current from the output to the input like TEC (thermo electric cooling) applications where the TEC cell is placed between input and output of the converter,

## Feature Description (continued)



Copyright © 2016, Texas Instruments Incorporated

**Figure 7. Average Current Mode Control**

### 8.4.2 Precise Enable

The enable pin of the TPS63070 is not just a simple digital input but compares the voltage applied to a fixed threshold of 0.8V for a rising voltage. This allows to drive the pin by a slowly changing voltage and enables the use of an external RC network to achieve a precise power-up delay. The enable input threshold for a falling edge is typically 100mV lower than the rising edge threshold. The TPS63070 starts operation when the rising threshold is exceeded. For proper operation, the EN pin must be terminated and must not be left floating. Pulling the EN pin low forces the device into shutdown. In this mode, the internal high side and low side MOSFETs are turned off and the entire internal-control circuitry is switched off. The enable pin can also be used with an external voltage divider to set a user-defined minimum supply voltage.

It is recommended to not connect EN directly to VIN but use a resistor in series in the range of 1kΩ to 1MΩ. If several inputs like EN and PS/SYNC are connected to VIN, the resistor can be shared. No resistor is required if the pin is driven from an analog or digital signal rather than a supply voltage.

### 8.4.3 Power Good

The device has a built in power good output that indicates whether the output voltage has reached its nominal value. The PG signal is generated based on the status of the output voltage monitor. The power good circuit operates as long as the converter is enabled and VIN is above the undervoltage lockout threshold.

If the output voltage has not reached the regulated condition, the PG pin is held low. When the regulated condition is reached, PG is high impedance.

The PG output needs an external pull-up resistor. This resistor can be pulled to any voltage up to the maximum output voltage rating.

**Table 1. Power Good Status**

EN	output voltage status	PG
low	output off	low
high	output voltage above power good threshold	high impedance
high	output voltage below power good threshold, in thermal shutdown or input / output overvoltage protection active	low

#### 8.4.4 Soft Start

To minimize inrush current during start up, the device has a soft start. When the EN pin is set high, after a thermal shutdown or after the undervoltage lockout threshold is exceeded, a soft-start cycle is started and the input current is ramped until the output voltage reaches regulation. The device ramps up the output voltage in a controlled manner, even if a large capacitor is connected at the output. During soft-start, as long as the output voltage is below the power good threshold, the input current limit is reduced to typically 1A. The soft-start time is defined by the current limit during the soft-start phase along with the load current, output capacitance and the input to output voltage ratio.

#### 8.4.5 PS/SYNC

The PS/SYNC pin has two functions:

- switching between forced PWM mode and power save mode
- synchronizing to an external clock applied at pin PS/SYNC

When PS/SYNC is set high, the device operates in power save mode at low output current. For an average inductor current above a certain threshold the device switches to forced PWM mode. The automatic switch-over from PFM to PWM and vice versa is done such that the efficiency is kept at the maximum possible level. It is not based on a fixed threshold but at a current that depends on input voltage and output voltage to keep the efficiency at the maximum possible level.

The power save mode is disabled when PS/SYNC is set low. The device then operates in forced fixed frequency PWM mode independent of the output current.

TPS6307x can be synchronized to an external clock applied at pin PS/SYNC. Details about the voltage level and frequency range can be found in the electrical characteristics. When an external clock is detected, TPS6307x switches from internal clock or power save mode to fixed frequency operation based on the external clock frequency. When the external clock is removed, TPS6307x switches back to internal clock or power save mode depending on the average inductor current and status of the PS/SYNC pin. The PS/SYNC pin has two parallel input stages, a slow one with the precise threshold for PWM/PFM mode change and a fast digital input stage for an external clock signal for synchronization.


It is recommended to not connect PS/SYNC directly to VIN but use a resistor in series in the range of  $1\text{k}\Omega$  to  $1\text{M}\Omega$ . If several inputs like EN and PS/SYNC are connected to VIN, the resistor can be shared. No resistor is required if the pin is driven from an analog or digital signal rather than a supply voltage.

#### 8.4.6 Short Circuit Protection

The TPS6307x provides short circuit protection to protect itself and the application. When the output voltage is below 1.2 V, the back-gate diodes of the low side input FET and high side output FET are used for rectification. For an input voltage above 9 V and an output voltage below 2.2 V, the switching frequency is scaled to  $\frac{1}{2}$  of its nominal value.

#### 8.4.7 VSEL and FB2 pins

The VSEL pin allows to dynamically select between two different output voltages on the adjustable version. The voltage is set by a resistor that is connected between the FB and the FB2 pin. FB2 is connected to GND if VSEL = high. FB2 is high impedance if VSEL= low. The transition speed during a voltage change is defined by the loop bandwidth of the device and can be adjusted by adding a feed-forward capacitor in parallel to R1.



**Figure 8. Typical Application using VSEL**

The resistor values for the feedback divider and FB2 are in the 50-500kΩ range. R3 is calculated as follows:

$$R3 = \frac{Vo1 \times R1 \times R2^2}{(Vo2 - Vo1)(R1 \times R2 + R2^2)} \text{ for } Vo2 > Vo1 \quad (1)$$

For more details on how to use VSEL see [Technote SLVAE62](#).

#### 8.4.8 Overvoltage Protection

TPS6307x has a built in over-voltage protection which limits the output voltage. The voltage is internally sensed on the VOUT pin. In case the voltage on the feedback pin is not set correctly or the connection is open, this limits the output voltage to a value that protects the output stage from a too high voltage by limiting it to a internally set value.

Input over-voltage protection forces PFM mode to make sure the device is protected against boosting from the output to the input. This may happen if there is a large capacitor charged above the nominal voltage on the output and the supply on the input is removed. In PWM mode, the device is able to provide current from the output to the input causing a rise in the input voltage. In PFM mode, the current to the input is blocked so the input voltage can not rise. The input over-voltage protection does not protect the device from a too high voltage applied to the input but just from operating such that the device itself causes a rise of the input voltage above critical levels. Both over-voltage sensors are de-glitched by approximately 1μs.

#### 8.4.9 Undervoltage Lockout

When the input voltage drops, the undervoltage lockout prevents mis-operation by switching off the device. The converter starts operation when the input voltage exceeds the threshold by a hysteresis of typically 850 mV. This relatively large hysteresis is needed to allow operation down to 2-V of supply voltage for the case when the output voltage is up at 3-V or above but restrict start-up for the case when the output voltage is zero. For start-up when the output voltage has not yet ramped, the rising UVLO threshold was set to a level that allows to start TPS63070 at a supply voltage where the load does not demand much load current.

#### 8.4.10 Overtemperature Protection

The junction temperature ( $T_j$ ) of the device is monitored by an internal temperature sensor. When  $T_j$  exceeds the thermal shutdown temperature, the device goes into thermal shutdown. The power stage is turned off and PG goes low. When  $T_j$  decreases below the hysteresis amount, the converter resumes normal operation, beginning with a Soft Start cycle. To avoid unstable conditions, a hysteresis of typically 20°C is implemented on the thermal shutdown temperature. In addition, the thermal shutdown is debounced by approximately 10 μs.

## 8.5 Device Functional Modes


### 8.5.1 Power Save Mode

Depending on the load current, in order to provide the best efficiency over the complete load range, the device works in PWM mode at an inductor current of approximately 650 mA or higher. At lighter load, the device switches automatically into Power Save Mode to reduce power consumption and extend battery life. The PFM/PWM pin can be used to select between the two different operation modes. To enable Power Save Mode, the PFM/PWM pin must be set high.

During Power Save Mode, the part operates with a reduced switching frequency and supply current to maintain high efficiency. The output voltage is monitored by a comparator for the threshold "comp low" and "comp high" at every clock cycle. When the device enters Power Save Mode, the converter stops operating and the output voltage drops. The slope of the output voltage depends on the load and the output capacitance. When the output voltage reaches the comp low threshold, at the next clock cycle the device ramps up the output voltage again by starting operation. Operation can last for one or several pulses until the "comp high" threshold is reached. At the next PFM cycle, if the inductor current is still lower than about 650 mA, the device switches off again and the same operation is repeated. Instead, if at the next PFM cycle, the inductor current is above approximately 650 mA, the device automatically switches to PWM mode.

In order to keep high efficiency in PFM mode, there is only a comparator active to keep the output voltage regulated. The AC ripple in this condition is increased, compared to the voltage in PWM mode. The amplitude of this voltage ripple typically is 50 mV pk-pk, with 22  $\mu$ F effective capacitance. In order to avoid a critical voltage drop when switching from 0 A to full load, the output voltage in PFM is typically 1 % above the nominal value in PWM. This allows the converter to operate with a small output capacitor and still have a low absolute voltage drop during heavy load transients.

Power Save Mode can be disabled by programming the PFM/PWM pin low.



**Figure 9. Dynamic Voltage Positioning**

### 8.5.2 Current Limit

It is possible to calculate the output current in the different conditions in boost mode using [Equation 2](#) and [Equation 3](#) and in buck mode using [Equation 4](#) and [Equation 5](#).

$$\text{Duty Cycle Boost} \quad D = \frac{V_{OUT} - V_{IN}}{V_{OUT}} \quad (2)$$

$$\text{Output Current Boost} \quad I_{OUT} = \eta \times I_{IN} (1-D) \quad (3)$$

$$\text{Duty Cycle Buck} \quad D = \frac{V_{OUT}}{V_{IN}} \quad (4)$$

$$\text{Output Current Buck} \quad I_{OUT} = (\eta \times I_{IN}) / D \quad (5)$$

## Device Functional Modes (continued)

With,

$\eta$  = Estimated converter efficiency (use the number from the efficiency curves or 0.90 as an assumption)

$I_{IN}$  = Minimum average input current

The maximum output current TPS63070 can provide, can directly be seen from the graphs "Maximum Load Current vs Input Voltage" for different output voltages at ([Figure 43](#), [Figure 20](#) and [Figure 22](#) ). The start-up current is lower because the current limit is set to typically 1A to limit the inrush current at start-up as long as the power good signal is low. Please see the typical start-up current graphs at [Figure 42](#), [Figure 19](#) and [Figure 21](#). Once the power good comparator indicates "power good", the current limit is set to its nominal value as given in the electrical characteristics.

### 8.5.3 Output Discharge Function (TPS630702 only)

To make sure the load applied at TPS630702 is powered up from 0 V once TPS630702 is enabled, the device features an internal discharge resistor for the output capacitor. The discharge function is enabled as soon as the device is disabled, in thermal shutdown or in undervoltage lockout. The minimum supply voltage required for the discharge function to remain active when enabled is approximately 2 V. The discharge function is only active after the device has been enabled at least once after supply voltage was applied. This feature is only enabled in TPS630702 and it is the only difference between TPS63070 and TPS630702.

## 9 Application and Implementation


### NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

### 9.1 Application Information

The TPS6307x is a high efficiency, low quiescent current buck-boost converter suitable for applications where the input voltage can be higher or lower than the output voltage. The TPS63070 is internally supplied from the higher of the input voltage or output voltage. For proper operation either one or both need to have a voltage of 3.0 V or above but must not exceed their maximum rating.

### 9.2 Typical Application for adjustable version



**Figure 10. Typical Application For Adjustable Version**

#### 9.2.1 Design Requirements

The design guidelines provide a component selection to operate the device within the recommended operating conditions. The input and output capacitors have been split into a small 0603 size capacitor close to the device pins and 0805 size capacitors to get the required capacitance.

**Table 2. Bill of Materials**

REFERENCE	DESCRIPTION	VALUE	MANUFACTURER
IC	TPS63070RNM		Texas Instruments
L	XFL4020-152ME	1.5 μH	Coilcraft
CIN	GRM21BC71E106ME11L	2 x 10 μF / 25 V / X7S / 0805	Murata
C1	TMK107BBJ106MA-T	10 μF / 25 V / X5R / 0603	Taiyo Yuden
COUT	GRM21BC81C226ME44L	3 x 22 μF / 16 V / X6S / 0805	Murata
C4	TMK107BBJ106MA-T	10 μF / 25 V / X5R / 0603	Taiyo Yuden

**Table 2. Bill of Materials (continued)**

REFERENCE	DESCRIPTION	VALUE	MANUFACTURER
CVAUX	TMK105B7104MV-FR	100 nF / 25V / X7R / 0402	Taiyo Yuden
R1, R2	Metal Film Resistor ; 1%	depending on desired output voltage	
R4	Metal Film Resistor ; 1%	100 kΩ	

### 9.2.2 Detailed Design Procedure

The TPS6307x series of buck-boost converter has internal loop compensation. Therefore, the external L-C filter has to be selected according to the internal compensation. It's important to consider that the effective inductance, due to inductor tolerance and current derating can vary between 20% and -30%. The same for the capacitance of the output filter: the effective capacitance can vary between +20% and -80% of the specified datasheet value, due to capacitor tolerance and bias voltage. For this reason, *Output Filter Selection* shows the nominal capacitance and inductance value allowed. The effective capacitance of the adjustable version TPS63070 on the output (in  $\mu\text{F}$ ) needs to be at least 10 times higher than the effective inductance (in  $\mu\text{H}$ ) to ensure a good transient response and stable operation.

**Table 3. Output Filter Selection**

INDUCTOR VALUE [ $\mu\text{H}$ ] <sup>(1)</sup>	OUTPUT CAPACITOR VALUE [ $\mu\text{F}$ ] <sup>(2)</sup>			
	22	47	68	100
1.0		✓	✓	✓
1.5		✓ <sup>(3)</sup>	✓	✓
2.2			✓	✓

(1) Inductor tolerance and current de-rating is anticipated. The effective inductance can vary by +20% and -30%.

(2) Capacitance tolerance and bias voltage de-rating of +20% and -50% is anticipated. For capacitors with larger dc bias effect, a larger nominal value needs to be selected.

(3) Typical application. Other check marks indicates recommended filter combinations

#### 9.2.2.1 Programming The Output Voltage

While the output voltage of the TPS63070 is adjustable, the TPS630701 is set to a fixed voltage. For fixed output versions, the FB pin must be connected to the output directly. The adjustable version can be programmed for output voltages from 2.5V to 9V by using a resistive divider from VOUT to GND. The voltage at the FB pin ( $V_{REF}$ ) is regulated to 800mV. The value of the output voltage is set by the selection of the resistive divider from [Equation 6](#). It is recommended to choose resistor values which allow a current of at least 2 $\mu\text{A}$ , meaning the value of R2 shouldn't exceed 400kΩ. Lower resistor values are recommended for highest accuracy and most robust design.

$$R_1 = R_2 \left( \frac{V_{OUT}}{0.8V} - 1 \right) \quad (6)$$

**Table 4. Typical Resistor Values**

Output Voltage	R1	R2
3.3 V	470 kΩ	150 kΩ
5.0 V	680 kΩ	130 kΩ
5.3 V	560 kΩ	100 kΩ
5.5 V	300 kΩ	51 kΩ
6.5 V	360 kΩ	51 kΩ
9 V	402 kΩ	39 kΩ

### 9.2.2.2 Inductor Selection

For high efficiencies, the inductor should have a low dc resistance to minimize conduction losses. Especially at high switching frequencies, the core material has a higher impact on efficiency. When using small chip inductors, the efficiency is reduced mainly due to higher inductor core losses. This needs to be considered when selecting the appropriate inductor. The inductor value determines the inductor ripple current. The larger the inductor value, the smaller the inductor ripple current and the lower the conduction losses of the converter. Conversely, larger inductor values cause a slower load transient response. To avoid saturation of the inductor, the peak current for the inductor in steady state operation is calculated using [Equation 8](#). Only the equation which defines the switch current in boost mode is shown, because this provides the highest value of current and represents the critical current value for selecting the right inductor.

$$\text{Duty Cycle Boost} \quad D = \frac{V_{\text{OUT}} - V_{\text{IN}}}{V_{\text{OUT}}} \quad (7)$$

$$I_{\text{PEAK}} = \frac{I_{\text{out}}}{\eta \times (1 - D)} + \frac{V_{\text{in}} \times D}{2 \times f \times L} \quad (8)$$

Where,

D = Duty Cycle in Boost mode

f = Converter switching frequency (typical 2.4MHz)

L = Selected inductor value

$\eta$  = Estimated converter efficiency (use the number from the efficiency curves or 0.90 as an assumption)

**Note:** The calculation must be done for the minimum input voltage which is possible to have in boost mode

Calculating the maximum inductor current using the actual operating conditions gives the minimum saturation current of the inductor needed. It is recommended to choose an inductor with a saturation current 20% higher than the value calculated from [Equation 8](#). The following inductors are recommended for use:

**Table 5. Inductor Selection**

INDUCTOR VALUE	COMPONENT SUPPLIER <sup>(1)</sup>	SIZE (LxWxH /mm)	Isat/DCR
1.2 $\mu$ H	Coilcraft, XFL4015-122ME	4 x 4 x 1.5	4.5 A / 18.8 m $\Omega$
1.5 $\mu$ H	Coilcraft, XFL4020-152ME	4 x 4 x 2.1	4.6 A / 14.4 m $\Omega$
1.0 $\mu$ H	Coilcraft, XFL4020-102ME	4 x 4 x 2.1	5.4 A / 10.8 m $\Omega$
1 $\mu$ H	Murata, 1277AS-H-1R0M	3.2 x 2.5 x 1.2	3.7 A / 45 m $\Omega$

(1) See [Third-party Products Disclaimer](#)

The inductor value also affects the stability of the feedback loop. In particular the boost transfer function exhibits a right half-plane zero. The frequency of the right half plane zero is inverse proportional to the inductor value and the load current. This means the higher the value of the inductance and load current, the more the right half plane zero is moved to a lower frequency. This degrades the phase margin of the feedback loop. It is recommended to choose the inductor's value in order to have the frequency of the right half plane zero >400 kHz. The frequency of the RHPZ is calculated using [Equation 9](#).

$$f_{\text{RHPZ}} = \frac{(1 - D)^2 \times V_{\text{out}}}{2\pi \times I_{\text{out}} \times L} \quad (9)$$

With,

D = Duty Cycle in Boost mode

**Note:** The calculation must be done for the minimum input voltage which is possible to have in boost mode

If the operating conditions results in a frequency of the RHPZ of less than 400kHz, more output capacitance should be added to reduce the cross over frequency. The RHPZ moves to lowest frequency at lowest input voltage (highest boost factor) and largest output current. Device stability should therefore be observed mainly under these worst case operating conditions.

### 9.2.2.3 Capacitor Selection

#### 9.2.2.3.1 Input Capacitor

It is recommended to use a combination of capacitors on the input. A small size ceramic capacitor as close as possible from the VIN pin to GND to block high frequency noise and a larger one in parallel for the required capacitance on for good transient behavior of the regulator. X5R or X7R ceramic capacitor are recommended. The input capacitor needs to be large enough to avoid supply voltage dips shorter than 5us as the undervoltage lockout circuitry needs time to react.

#### 9.2.2.3.2 Output Capacitor

Same as the input, the output capacitor should be a combination of capacitors optimized for suppressing high frequency noise and a larger capacitor for low output voltage ripple and stable operation. The use of small X5R or X7R ceramic capacitors placed as close as possible to the VOUT and GND pins of the IC is recommended. A 0603 size capacitor close to the pins of the IC and as many 0805 capacitors as required to get the capacitance given the output voltage and dc bias effect of the ceramic capacitors is best. The recommended typical output capacitor values are outlined in [Output Filter Selection](#). Please also see the [Recommended Operating Conditions](#) for the minimum and maximum capacitance at the output.

Larger capacitors will cause lower output voltage ripple as well as lower output voltage drop during load transients.

**Table 6. Typical Capacitors**


VALUE	PART NUMBER	COMPONENT SUPPLIER <sup>(1)</sup>	COMMENT	SIZE (LxWxH mm)
22 $\mu$ F	EMK212BBJ226MG-T	Taiyo Yuden	input capacitor for Vin $\leq$ 8 V	2 x 1.25 x 1.25
22 $\mu$ F	TMK316BBJ226ML	Taiyo Yuden	input capacitor	3.2 x 1.6 x 1.6
10 $\mu$ F	TMK107BBJ106MA-T	Taiyo Yuden	bypass capacitor directly at device pins on VIN to GND and VOUT to GND	1.6 x 0.8 x 0.8
10 $\mu$ F	GRM21BC71E106ME11	Murata	small body size; 2 parts required if used at VIN > 6V	2 x 1.25 x 1.25
22 $\mu$ F	GRM21BC81C226ME44	Murata	small body size; 3 parts required if used at Vo > 5V; otherwise 2 parts	2 x 1.25 x 1.25

(1) See [Third-party Products Disclaimer](#)

### 9.2.3 Application Curves

**Table 7. Typical Application Curves for Adjustable Version**

Parameter	Conditions	Figure
<b>Efficiency</b>		
Efficiency vs Output Current (PFM/PWM)	$V_{IN} = 3 \text{ V}, 4.2 \text{ V}, 5 \text{ V}, 7 \text{ V}, 9 \text{ V}, 12 \text{ V}, V_{OUT} = 7 \text{ V}$ , PS/SYNC = Low	<a href="#">Figure 11</a>
Efficiency vs Output Current (PWM only)	$V_{IN} = 3 \text{ V}, 4.2 \text{ V}, 5 \text{ V}, 7 \text{ V}, 9 \text{ V}, 12 \text{ V}, V_{OUT} = 7 \text{ V}$ , PS/SYNC = High	<a href="#">Figure 12</a>
Efficiency vs Output Current (PFM/PWM)	$V_{IN} = 3 \text{ V}, 4.2 \text{ V}, 5 \text{ V}, 7 \text{ V}, 9 \text{ V}, 12 \text{ V}, V_{OUT} = 9 \text{ V}$ , PS/SYNC = Low	<a href="#">Figure 13</a>
Efficiency vs Output Current (PWM only)	$V_{IN} = 3 \text{ V}, 4.2 \text{ V}, 5 \text{ V}, 7 \text{ V}, 9 \text{ V}, 12 \text{ V}, V_{OUT} = 9 \text{ V}$ , PS/SYNC = High	<a href="#">Figure 14</a>
<b>Load Regulation</b>		
Load Regulation, PFM/PWM Operation	$V_{IN} = 3 \text{ V}, 4.2 \text{ V}, 5 \text{ V}, 7 \text{ V}, 9 \text{ V}, 12 \text{ V}, V_{OUT} = 7 \text{ V}$ , PS/SYNC = Low	<a href="#">Figure 15</a>
Load Regulation, PWM Operation	$V_{IN} = 3 \text{ V}, 4.2 \text{ V}, 5 \text{ V}, 7 \text{ V}, 9 \text{ V}, 12 \text{ V}, V_{OUT} = 7 \text{ V}$ , PS/SYNC = High	<a href="#">Figure 16</a>
Load Regulation, PFM/PWM Operation	$V_{IN} = 3 \text{ V}, 4.2 \text{ V}, 5 \text{ V}, 7 \text{ V}, 9 \text{ V}, 12 \text{ V}, V_{OUT} = 9 \text{ V}$ , PS/SYNC = Low	<a href="#">Figure 17</a>
Load Regulation, PWM Operation	$V_{IN} = 3 \text{ V}, 4.2 \text{ V}, 5 \text{ V}, 7 \text{ V}, 9 \text{ V}, 12 \text{ V}, V_{OUT} = 9 \text{ V}$ , PS/SYNC = High	<a href="#">Figure 18</a>
<b>Output Current</b>		
Typical Start-up Current vs Input Voltage	$V_{OUT} = 7 \text{ V}$ , $T_J = -40^\circ\text{C}, 25^\circ\text{C}, 85^\circ\text{C}, 125^\circ\text{C}$	<a href="#">Figure 19</a>
Maximum Load Current vs Input Voltage	$V_{OUT} = 7 \text{ V}$ , $T_J = -40^\circ\text{C}, 25^\circ\text{C}, 85^\circ\text{C}, 125^\circ\text{C}$ , PG = high	<a href="#">Figure 20</a>
Typical Start-up Current vs Input Voltage	$V_{OUT} = 9 \text{ V}$ , $T_J = -40^\circ\text{C}, 25^\circ\text{C}, 85^\circ\text{C}, 125^\circ\text{C}$	<a href="#">Figure 21</a>
Maximum Load Current vs Input Voltage	$V_{OUT} = 9 \text{ V}$ , $T_J = -40^\circ\text{C}, 25^\circ\text{C}, 85^\circ\text{C}, 125^\circ\text{C}$ , PG = high	<a href="#">Figure 22</a>
<b>Regulation Accuracy</b>		
Load Transient, PFM/PWM Boost Operation	$V_{IN} = 4.2 \text{ V}, V_{OUT} = 7 \text{ V}$ , Load = 100 mA to 1 A, PS/SYNC = Low	<a href="#">Figure 23</a>
Load Transient, PFM/PWM Buck Operation	$V_{IN} = 12 \text{ V}, V_{OUT} = 7 \text{ V}$ , Load = 200 mA to 1.8 A, PS/SYNC = Low	<a href="#">Figure 24</a>
Load Transient, PFM/PWM Boost Operation	$V_{IN} = 4.2 \text{ V}, V_{OUT} = 9 \text{ V}$ , Load = 100 mA to 1 A, PS/SYNC = Low	<a href="#">Figure 25</a>
Load Transient, PFM/PWM Buck Operation	$V_{IN} = 12 \text{ V}, V_{OUT} = 9 \text{ V}$ , Load = 200 mA to 1.8 A, PS/SYNC = Low	<a href="#">Figure 26</a>
Line Transient, PFM/PWM Operation	$V_{IN} = 5 \text{ V}$ to $9 \text{ V}$ , $V_{OUT} = 7 \text{ V}$ , Load = 1 A, PS/SYNC = Low	<a href="#">Figure 27</a>
Line Transient, PFM/PWM Operation	$V_{IN} = 8 \text{ V}$ to $12 \text{ V}$ , $V_{OUT} = 9 \text{ V}$ , Load = 1 A, PS/SYNC = Low	<a href="#">Figure 28</a>
<b>Output Voltage Ripple</b>		
Output Voltage Ripple, PFM/PWM Operation	$V_{IN} = 5 \text{ V}, V_{OUT} = 7 \text{ V}$ , Load = 0.3 A, PS/SYNC = Low	<a href="#">Figure 29</a>
Output Voltage Ripple, PWM Operation	$V_{IN} = 5 \text{ V}, V_{OUT} = 7 \text{ V}$ , Load = 1 A, PS/SYNC = high	<a href="#">Figure 30</a>
Output Voltage Ripple, PFM/PWM Operation	$V_{IN} = 12 \text{ V}, V_{OUT} = 7 \text{ V}$ , Load = 0.3 A, PS/SYNC = Low	<a href="#">Figure 31</a>
Output Voltage Ripple, PFM/PWM Operation	$V_{IN} = 5 \text{ V}, V_{OUT} = 9 \text{ V}$ , Load = 0.1 A, PS/SYNC = Low	<a href="#">Figure 32</a>
Output Voltage Ripple, PWM Operation	$V_{IN} = 5 \text{ V}, V_{OUT} = 9 \text{ V}$ , Load = 0.5 A, PS/SYNC = high	<a href="#">Figure 33</a>
Output Voltage Ripple, PFM/PWM Operation	$V_{IN} = 12 \text{ V}, V_{OUT} = 9 \text{ V}$ , Load = 0.1 A, PS/SYNC = Low	<a href="#">Figure 34</a>

**Table 7. Typical Application Curves for Adjustable Version (continued)**





Figure 17. Output Voltage vs Output Current




Figure 18. Output Voltage vs Output Current




Figure 19. Typical Start-up Current




Figure 20. Maximum Load Current vs Input Voltage




Figure 21. Typical Start-up Current










Figure 22. Maximum Load Current vs Input Voltage






Figure 29. Output Voltage Ripple




Figure 30. Output Voltage Ripple




Figure 31. Output Voltage Ripple




Figure 32. Output Voltage Ripple




Figure 33. Output Voltage Ripple






Figure 34. Output Voltage Ripple



### 9.3 Typical Application for Fixed Voltage Version



**Figure 37. Typical Application For Fixed Voltage Version With Minimum External Part Count And Minimum Soft Start Time**

#### 9.3.1 Design Requirements

The design guidelines provide a component selection to operate the device within the recommended operating conditions. The input and output capacitors have been split into a small 0603 size capacitor close to the device pins and 0805 size capacitors to get the required capacitance.

**Table 8. Bill of Materials**

REFERENCE	DESCRIPTION	VALUE	MANUFACTURER
IC	TPS630701RNM		Texas Instruments
L	XFL4020-1.5μH	1.5 μH	Coilcraft
CIN	GRM21BC71E106ME11L	2 x 10 μF / 25 V / X7S / 0805	Murata
C1	TMK107BBJ106MA-T	10 μF / 25 V / X5R / 0603	Taiyo Yuden
COUT	GRM21BC81C226ME44L	3 x 22 μF / 16 V / X6S / 0805	Murata
C4	TMK107BBJ106MA-T	10 μF / 25 V / X5R / 0603	Taiyo Yuden
CVAUX	TMK105B7104MV-FR	100 nF / 25V / X7R / 0402	Taiyo Yuden
R4	Metal Film Resistor ; 1%	100 kΩ	-

### 9.3.2 Detailed Design Procedure

The TPS6307x series of buck-boost converter has internal loop compensation. Therefore, the external L-C filter has to be selected according to the internal compensation. It's important to consider that the effective inductance, due to inductor tolerance and current derating can vary between 20% and -30%. The same for the capacitance of the output filter: the effective capacitance can vary between +20% and -80% of the specified datasheet value, due to capacitor tolerance and bias voltage. For this reason, [Output Filter Selection](#) shows the nominal capacitance and inductance value allowed. For the fixed voltage version TPS630701, the effective capacitance on the output (in  $\mu\text{F}$ ) needs to be at least 15 times higher than the effective inductance (in  $\mu\text{H}$ ) to ensure a good transient response and stable operation.

### 9.3.3 Application Curves

**Table 9. Typical Application Curves for Fixed Voltage Version**

Parameter	Conditions	Figure
<b>Efficiency</b>		
Efficiency vs Output Current (PFM/PWM)	$V_{IN} = 3 \text{ V}, 4.2 \text{ V}, 5 \text{ V}, 7 \text{ V}, 9 \text{ V}, 12 \text{ V}, V_{OUT} = 5 \text{ V}$ , PS/SYNC = Low	<a href="#">Figure 38</a>
Efficiency vs Output Current (PWM only)	$V_{IN} = 3 \text{ V}, 4.2 \text{ V}, 5 \text{ V}, 7 \text{ V}, 9 \text{ V}, 12 \text{ V}, V_{OUT} = 5 \text{ V}$ , PS/SYNC = High	<a href="#">Figure 39</a>
<b>Load Regulation</b>		
Load Regulation, PFM/PWM Operation	$V_{IN} = 3 \text{ V}, 4.2 \text{ V}, 5 \text{ V}, 7 \text{ V}, 9 \text{ V}, 12 \text{ V}, V_{OUT} = 5 \text{ V}$ , PS/SYNC = Low	<a href="#">Figure 40</a>
Load Regulation, PWM Operation	$V_{IN} = 3 \text{ V}, 4.2 \text{ V}, 5 \text{ V}, 7 \text{ V}, 9 \text{ V}, 12 \text{ V}, V_{OUT} = 5 \text{ V}$ , PS/SYNC = High	<a href="#">Figure 41</a>
<b>Output Current</b>		
Typical Start-up Current vs Input Voltage	$V_{OUT} = 5 \text{ V}$ , $T_J = -40^\circ\text{C}, 25^\circ\text{C}, 85^\circ\text{C}, 125^\circ\text{C}$	<a href="#">Figure 42</a>
Maximum Load Current vs Input Voltage	$V_{OUT} = 5 \text{ V}$ , $T_J = -40^\circ\text{C}, 25^\circ\text{C}, 85^\circ\text{C}, 125^\circ\text{C}$ , PG = high	<a href="#">Figure 43</a>
<b>Regulation Accuracy</b>		
Load Transient, PFM/PWM Boost Operation	$V_{IN} = 4.2 \text{ V}$ , $V_{OUT} = 5 \text{ V}$ , Load = 100 mA to 1 A, PS/SYNC = Low	<a href="#">Figure 44</a>
Load Transient, PFM/PWM Buck Operation	$V_{IN} = 12 \text{ V}$ , $V_{OUT} = 5 \text{ V}$ , Load = 200 mA to 1.8 A, PS/SYNC = Low	<a href="#">Figure 45</a>
Line Transient, PFM/PWM Operation	$V_{IN} = 4.2 \text{ V}$ to $7 \text{ V}$ , $V_{OUT} = 5 \text{ V}$ , Load = 1 A, PS/SYNC = Low	<a href="#">Figure 46</a>
<b>Output Voltage Ripple</b>		
Output Voltage Ripple, PFM/PWM Operation	$V_{IN} = 4.2 \text{ V}$ , $V_{OUT} = 5 \text{ V}$ , Load = 0.3 A, PS/SYNC = Low	<a href="#">Figure 47</a>
Output Voltage Ripple, PWM Operation	$V_{IN} = 4.2 \text{ V}$ , $V_{OUT} = 5 \text{ V}$ , Load = 1 A, PS/SYNC = high	<a href="#">Figure 48</a>
Output Voltage Ripple, PFM/PWM Operation	$V_{IN} = 7.2 \text{ V}$ , $V_{OUT} = 5 \text{ V}$ , Load = 0.3 A, PS/SYNC = Low	<a href="#">Figure 49</a>
<b>Startup</b>		
Start-up Behavior from Rising Enable, PFM/PWM Operation	$V_{IN} = 4.5 \text{ V}$ , $V_{OUT} = 5 \text{ V}$ , Load = 0.5 A, PS/SYNC = Low	<a href="#">Figure 50</a>




Figure 38. Efficiency vs Output Current




Figure 39. Efficiency vs Output Current




Figure 40. Output Voltage vs Output Current




Figure 41. Output Voltage vs Output Current




Figure 42. Typical Start-up Current











Figure 43. Maximum Load Current vs Input Voltage


**Figure 44. Load Transient Response**

**Figure 45. Load Transient Response**

**Figure 46. Line Transient Response**

**Figure 47. Output Voltage Ripple**

**Figure 48. Output Voltage Ripple**

**Figure 49. Output Voltage Ripple**



## 10 Power Supply Recommendations

The TPS63070 device family has no special requirements for its power supply. The power supply output current needs to be rated according to the supply voltage, output voltage and output current of TPS63070. Please see the layout guidelines about the placement of the external components.

### 10.1 Thermal Information

Implementation of integrated circuits in low-profile and fine-pitch surface-mount packages typically requires special attention to power dissipation. Many system-dependent issues such as thermal coupling, airflow, added heat sinks and convection surfaces, and the presence of other heat-generating components affect the power-dissipation limits of a given component.

Three basic approaches for enhancing thermal performance are listed below.

- Improving the power dissipation capability of the PCB design
- Improving the thermal coupling of the component to the PCB by soldering the PowerPAD™
- Introducing airflow in the system

For more details on how to use the thermal parameters in the dissipation ratings table please check the [Thermal Characteristics Application Note \(SZZA017\)](#) and the [IC Package Thermal Metrics Application Note \(SPRA953\)](#).

## 11 Layout

### 11.1 Layout Guidelines

For all switching power supplies, the layout is an important step in the design, especially at high peak currents and high switching frequencies. If the layout is not carefully done, the regulator could show stability problems as well as EMI problems. Therefore, use wide and short traces for the main current path and for the power ground connection. The input capacitor, output capacitor, and the inductor should be placed as close as possible to the IC. Use a common ground node for power ground and a different one for control ground to minimize the effects of ground noise. Connect these ground nodes at any place close to one of the ground pin of the IC.

A ceramic capacitor each, as close as possible from the VIN pin to GND and one from the VOUT pin to GND, shown as C1 and C4 in the layout proposal are used to suppress high frequency noise. The case size should be 0603 or smaller for good high frequency performance. Additional 0805 size input and output capacitors are used to get the required capacitance on the input and output depending on the supply voltage range and the output voltage.

The feedback divider should be placed as close as possible to the feedback pin of the IC. To lay out the control ground, short traces are recommended as well, separation from the power ground traces. This avoids ground shift problems, which can occur due to superimposition of power ground current and control ground current.

In case any of the digital inputs EN, VSEL or PS/SYNC need to be tied to the input supply voltage VIN, a 10k resistor must be used in series. One common resistor for all digital inputs that are tied to VIN is sufficient.

### 11.2 Layout Example




Figure 51. EVM Layout

## 12 デバイスおよびドキュメントのサポート

### 12.1 デバイス・サポート

#### 12.1.1 デベロッパー・ネットワークの製品に関する免責事項

デベロッパー・ネットワークの製品またはサービスに関するTIの出版物は、単独またはTIの製品、サービスと一緒に提供される場合に関係なく、デベロッパー・ネットワークの製品またはサービスの適合性に関する是認、デベロッパー・ネットワークの製品またはサービスの是認の表明を意味するものではありません。

### 12.2 関連リンク

次の表に、クイック・アクセス・リンクを示します。カテゴリには、技術資料、サポートおよびコミュニティ・リソース、ツールとソフトウェア、およびご注文へのクイック・アクセスが含まれます。

表 10. 関連リンク

製品	プロダクト・フォルダ	ご注文はこちら	技術資料	ツールとソフトウェア	サポートとコミュニティ
TPS63070	<a href="#">ここをクリック</a>				
TPS630701	<a href="#">ここをクリック</a>				
TPS630702	<a href="#">ここをクリック</a>				

### 12.3 ドキュメントの更新通知を受け取る方法

ドキュメントの更新についての通知を受け取るには、ti.comのデバイス製品フォルダを開いてください。右上の「アラートを受け取る」をクリックして登録すると、変更されたすべての製品情報に関するダイジェストを毎週受け取れます。変更の詳細については、修正されたドキュメントに含まれている改訂履歴をご覧ください。

### 12.4 コミュニティ・リソース

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's [Terms of Use](#).

**TI E2E™ Online Community** *TI's Engineer-to-Engineer (E2E) Community.* Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

**Design Support** *TI's Design Support* Quickly find helpful E2E forums along with design support tools and contact information for technical support.

### 12.5 商標

E2E is a trademark of Texas Instruments.

All other trademarks are the property of their respective owners.

### 12.6 静電気放電に関する注意事項

すべての集積回路は、適切なESD保護方法を用いて、取扱いと保存を行うようにして下さい。

 静電気放電はわずかな性能の低下から完全なデバイスの故障に至るまで、様々な損傷を与えます。高精度の集積回路は、損傷に対して敏感であり、極めてわずかなパラメータの変化により、デバイスに規定された仕様に適合しなくなる場合があります。

### 12.7 Glossary

**SLYZ022 — TI Glossary.**

This glossary lists and explains terms, acronyms, and definitions.

## 13 メカニカル、パッケージ、および注文情報

以降のページには、メカニカル、パッケージ、および注文に関する情報が記載されています。この情報は、そのデバイスについて利用可能な最新のデータです。このデータは予告なく変更されることがあります。ドキュメントが改訂される場合もあります。本データシートのブラウザ版を使用されている場合は、画面左側の説明をご覧ください。

**PACKAGING INFORMATION**

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
TPS630701RNMR	ACTIVE	VQFN-HR	RNM	15	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	0701	Samples
TPS630701RNMT	ACTIVE	VQFN-HR	RNM	15	250	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	0701	Samples
TPS630702RNMR	ACTIVE	VQFN-HR	RNM	15	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	0702	Samples
TPS630702RNMT	ACTIVE	VQFN-HR	RNM	15	250	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	0702	Samples
TPS63070RNMR	ACTIVE	VQFN-HR	RNM	15	3000	RoHS & Green	NIPDAU   SN	Level-1-260C-UNLIM	-40 to 125	3070	Samples
TPS63070RNMT	ACTIVE	VQFN-HR	RNM	15	250	RoHS & Green	NIPDAU   SN	Level-1-260C-UNLIM	-40 to 125	3070	Samples

(1) The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

**LIFEBUY:** TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

**NRND:** Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) **RoHS:** TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

**RoHS Exempt:** TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

**Green:** TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.



(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.


(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.


**TAPE AND REEL INFORMATION**

A0	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

**QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE**

\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPS630701RNMR	VQFN-HR	RNM	15	3000	330.0	12.4	2.8	3.3	1.2	8.0	12.0	Q1
TPS630701RNMT	VQFN-HR	RNM	15	250	180.0	12.4	2.8	3.3	1.2	8.0	12.0	Q1
TPS630702RNMR	VQFN-HR	RNM	15	3000	330.0	12.4	2.8	3.3	1.2	8.0	12.0	Q1
TPS630702RNMT	VQFN-HR	RNM	15	250	180.0	12.4	2.8	3.3	1.2	8.0	12.0	Q1
TPS63070RNMR	VQFN-HR	RNM	15	3000	330.0	12.4	2.8	3.3	1.2	8.0	12.0	Q1
TPS63070RNMR	VQFN-HR	RNM	15	3000	180.0	12.4	2.8	3.3	1.1	4.0	12.0	Q1
TPS63070RNMT	VQFN-HR	RNM	15	250	180.0	12.4	2.8	3.3	1.2	8.0	12.0	Q1
TPS63070RNMT	VQFN-HR	RNM	15	250	180.0	12.4	2.8	3.3	1.1	4.0	12.0	Q1


**TAPE AND REEL BOX DIMENSIONS**


\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TPS630701RNMR	VQFN-HR	RNM	15	3000	346.0	346.0	33.0
TPS630701RNMT	VQFN-HR	RNM	15	250	182.0	182.0	20.0
TPS630702RNMR	VQFN-HR	RNM	15	3000	346.0	346.0	33.0
TPS630702RNMT	VQFN-HR	RNM	15	250	182.0	182.0	20.0
TPS63070RNMR	VQFN-HR	RNM	15	3000	346.0	346.0	33.0
TPS63070RNMR	VQFN-HR	RNM	15	3000	210.0	185.0	35.0
TPS63070RNMT	VQFN-HR	RNM	15	250	182.0	182.0	20.0
TPS63070RNMT	VQFN-HR	RNM	15	250	210.0	185.0	35.0

**RNM0015A****PACKAGE OUTLINE****VQFN - 1 mm max height**

PLASTIC QUAD FLATPACK - NO LEAD



## NOTES:



1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.

# EXAMPLE BOARD LAYOUT

RNM0015A

VQFN - 1 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



4222000/B 03/2020

NOTES: (continued)


3. For more information, see Texas Instruments literature number SLUA271 ([www.ti.com/lit/slua271](http://www.ti.com/lit/slua271)).
4. Solder mask tolerances between and around signal pads can vary based on board fabrication site.

# EXAMPLE STENCIL DESIGN

RNM0015A

VQFN - 1 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



SOLDER PASTE EXAMPLE  
BASED ON 0.125 mm THICK STENCIL

FOR EXPOSED PADS 9-11  
85% PRINTED SOLDER COVERAGE BY AREA  
SCALE:30X

4222000/B 03/2020

NOTES: (continued)

- For alternate stencil design recommendations, see IPC-7525 or board assembly site preference.

## 重要なお知らせと免責事項

TIは、技術データと信頼性データ(データシートを含みます)、設計リソース(リファレンス・デザインを含みます)、アプリケーションや設計に関する各種アドバイス、Webツール、安全性情報、その他のリソースを、欠陥が存在する可能性のある「現状のまま」提供しており、商品性および特定目的に対する適合性の默示保証、第三者の知的財産権の非侵害保証を含むいかなる保証も、明示的または默示的にかわらず拒否します。

これらのリソースは、TI製品を使用する設計の経験を積んだ開発者への提供を意図したものです。(1)お客様のアプリケーションに適したTI製品の選定、(2)お客様のアプリケーションの設計、検証、試験、(3)お客様のアプリケーションに該当する各種規格や、その他のあらゆる安全性、セキュリティ、規制、または他の要件への確実な適合に関する責任を、お客様のみが単独で負うものとします。

上記の各種リソースは、予告なく変更される可能性があります。これらのリソースは、リソースで説明されているTI製品を使用するアプリケーションの開発の目的でのみ、TIはその使用をお客様に許諾します。これらのリソースに関して、他の目的で複製することや掲載することは禁止されています。TIや第三者の知的財産権のライセンスが付与されている訳ではありません。お客様は、これらのリソースを自身で使用した結果発生するあらゆる申し立て、損害、費用、損失、責任について、TIおよびその代理人を完全に補償するものとし、TIは一切の責任を拒否します。

TIの製品は、[TIの販売条件](#)、または[ti.com](#) やかかる TI 製品の関連資料などのいずれかを通じて提供する適用可能な条項の下で提供されています。TIがこれらのリソースを提供することは、適用される TI の保証または他の保証の放棄の拡大や変更を意味するものではありません。

お客様がいかなる追加条項または代替条項を提案した場合でも、TIはそれらに異議を唱え、拒否します。

郵送先住所 : Texas Instruments, Post Office Box 655303, Dallas, Texas 75265  
Copyright © 2023, Texas Instruments Incorporated