

8-bit Up/Down Counter Report

Bonus Assignment

CP319

Talei Ibhanebhor, 169020238

December 20th, 2024

Introduction

This report details the design and implementation of an 8-bit Up/Down Counter using VHDL and Falstad Circuit Simulator. The counter performs increment and decrement operations based on a control signal (UP/DOWN switch). The VHDL version was simulated using EDA Playground, while the Falstad simulation provides a visual logic-based implementation for educational purposes. The project emphasizes synchronous clocking, modular design, and behavioral modeling in VHDL, alongside a practical circuit design in Falstad.

Design Process

1. VHDL Implementation

Modules in VHDL:

- **Main Counter Module:** Implements the counting logic.
- **Testbench Module:** Simulates input signals and validates functionality.

Logic Description:

- **UP Mode:** When the UP/DOWN signal is high (1), the counter increments.
- **DOWN Mode:** When the UP/DOWN signal is low (0), the counter decrements.
- **Clock Signal:** Drives all flip-flops synchronously.

Key Features:


- Synchronous design using a single clock source.
- Behavioral VHDL for describing counter functionality.
- Extensibility for counters larger than 8 bits.

VHDL Code

```
1 library IEEE;
2 use IEEE.STD_LOGIC_1164.ALL;
3
4 entity tb_up_down_counter is
5 end tb_up_down_counter;
6
7 architecture Behavioral of tb_up_down_counter is
8 -- Component Declaration
9 component up_down_counter
10 Port (
11     clk      : in STD_LOGIC;
12     reset    : in STD_LOGIC;
13     load     : in STD_LOGIC;
14     up_down  : in STD_LOGIC;
15     load_data : in STD_LOGIC_VECTOR (7 downto 0);
16     counter  : out STD_LOGIC_VECTOR (7 downto 0)
17 );
18 end component;
19
20 -- Signal Declaration
21 signal clk      : STD_LOGIC := '0';
22 signal reset    : STD_LOGIC := '0';
23 signal load     : STD_LOGIC := '0';
24 signal up_down  : STD_LOGIC := '1';
25 signal load_data : STD_LOGIC_VECTOR (7 downto 0) := (others => '0');
26 signal counter  : STD_LOGIC_VECTOR (7 downto 0);
27
28 begin
29 -- Instantiate the Unit Under Test (UUT)
30 uut: up_down_counter
31 Port map (
32     clk => clk,
33     reset => reset,
34     load => load,
35     up_down => up_down,
36     load_data => load_data,
37     counter => counter
38 );
39
40 -- Clock Generation
41 clk_process : process
42 begin
43     while now < 1 ms loop
44         clk <= '0';
45         wait for 10 ns;
46         clk <= '1';
47         wait for 10 ns;
48     end loop;
49     wait;
50 end process;
51
52 -- Stimulus Process
53 stimulus_process : process
54 begin
55     -- Test Reset
56     reset <= '1'; wait for 20 ns;
57     reset <= '0'; wait for 20 ns;
58
59     -- Test Counting Up
60     up_down <= '1'; wait for 200 ns;
61
62     -- Test Counting Down
63     up_down <= '0'; wait for 200 ns;
64
65     -- Test Load Functionality
66     load <= '1';
67 end;
```


```
1 library IEEE;
2 library IEEE;
3 use IEEE.STD_LOGIC_1164.ALL;
4 use IEEE.STD_LOGIC_UNSIIGNED.ALL;
5
6 entity up_down_counter is
7 Port (
8     clk      : in STD_LOGIC;
9     reset    : in STD_LOGIC;
10    load     : in STD_LOGIC;
11    up_down  : in STD_LOGIC;
12    load_data : in STD_LOGIC_VECTOR (7 downto 0);
13    counter  : out STD_LOGIC_VECTOR (7 downto 0)
14 );
15 end up_down_counter;
16
17 architecture Behavioral of up_down_counter is
18 signal temp_counter : STD_LOGIC_VECTOR (7 downto 0) := (others => '0')
19 begin
20 process (clk, reset)
21 begin
22     if reset = '1' then
23         temp_counter <= (others => '0'); -- Reset counter to 0
24     elsif rising_edge(clk) then
25         if load = '1' then
26             temp_counter <= load_data; -- Load the input data
27         elsif up_down = '1' then
28             temp_counter <= temp_counter + 1; -- Increment counter
29         else
30             temp_counter <= temp_counter - 1; -- Decrement counter
31         end if;
32     end if;
33 end process;
34
35 counter <= temp_counter; -- Assign internal counter to output
36 end Behavioral;
```

EP Wave diagram



To revert to EPWave opening in a new browser window, set that option on your profile page.

2. Falstad Circuit Design



Circuit Description:

1. T Inputs: All T inputs of flip-flops are set to 1.

2. Clock Propagation:

- The CLK input of Q0 connects directly to the clock source.
- For Q1 to Q7, the CLK input is derived from the OR gate output of the preceding flip-flop.

3. UP/DOWN Logic:

- AND Gate 1: Inputs = UP/DOWN signal, Q output of the current flip-flop.
- AND Gate 2: Inputs = NOT(UP/DOWN), Q' (NOT Q) output of the current flip-flop.
- OR Gate: Combines outputs of the two AND gates and feeds the CLK input of the next flip-flop.

Simulation Results

1. **UP Mode:** In VHDL, output transitions from 00000000 to 11111111 on every clock cycle when UP/DOWN = '1'. In Falstad, Q7 LED lights up sequentially to display the binary counting state.
2. **DOWN Mode:** In VHDL: Output transitions from 11111111 to 00000000 on every clock cycle when UP/DOWN = '0'. In Falstad, Q7 LED lights down sequentially, showing downward counting.
3. **RESET (VHDL Only):** In VHDL, when RESET = '1', the counter resets to 00000000.

Challenges Faced and Fixes

1. **Writing and Debugging VHDL Code:** Ensuring the behavioral VHDL implementation worked as expected required thorough testing of edge cases such as RESET and transitions between UP and DOWN modes. Debugging the interactions between signals and verifying the correct operation of synchronous clock edges took multiple iterations.
2. **Clock Propagation Issues in Falstad:** Initially, the CLK inputs of Q1 to Q7 were not correctly connected, resulting in only Q0 toggling. This was resolved by ensuring that the OR gate output from the preceding flip-flop drives the CLK input of the next flip-flop.
3. **UP/DOWN Logic Configuration:** The AND and OR gates for UP/DOWN control required careful debugging to ensure that Q and Q' outputs were feeding correctly into the logic. Testing individual logic paths and gates in isolation was critical to identify and fix incorrect connections.

Conclusion

The 8-bit Up/Down Counter was successfully implemented and simulated using both VHDL and Falstad. While the VHDL implementation includes RESET functionality, the Falstad version provides a practical, logic-based visualization without RESET. Both designs demonstrate accurate and reliable counting behavior with smooth transitions between UP and DOWN modes.

References

1. EDA Playground.
2. Falstad Circuit Simulator.
3. Course materials on flip-flops and synchronous counters.