

# **STM32H723VE STM32H723VG STM32H723ZE STM32H723ZG**

Arm<sup>®</sup> Cortex<sup>®</sup>-M7 32-bit 550 MHz MCU, up to 1 MB flash, 564 KB RAM, Ethernet, USB, 3x FD-CAN, Graphics, 2x 16-bit ADCs

Datasheet - production data

#### **Features**

## Includes ST state-of-the-art patented technology

#### Core


32-bit Arm® Cortex®-M7 CPU with DP-FPU, L1 cache: 32-Kbyte data cache and 32-Kbyte instruction cache allowing 0-wait state execution from embedded flash memory and external memories, frequency up to 550 MHz, MPU, 1177 DMIPS/2.14 DMIPS/MHz (Dhrystone 2.1), and DSP instructions

#### **Memories**

- Up to 1 Mbyte of embedded flash memory with ECC
- SRAM: total 564 Kbytes all with ECC, including 128 Kbytes of data TCM RAM for critical realtime data + 432 Kbytes of system RAM (up to 256 Kbytes can remap on instruction TCM RAM for critical real time instructions) + 4 Kbytes of backup SRAM (available in the lowest-power modes)
- Flexible external memory controller with up to 16-bit data bus: SRAM, PSRAM, SDRAM/LPSDR SDRAM, NOR/NAND memories
- 2 x Octo-SPI interface with XiP
- 2 x SD/SDIO/MMC interface
- Bootloader

#### **Graphics**

- Chrom-ART Accelerator graphical hardware accelerator enabling enhanced graphical user interface to reduce CPU load
- LCD-TFT controller supporting up to XGA resolution



#### Clock, reset and supply management

- 1.62 V to 3.6 V application supply and I/O
- POR, PDR, PVD and BOR
- · Dedicated USB power
- Embedded LDO regulator
- Internal oscillators: 64 MHz HSI, 48 MHz HSI48, 4 MHz CSI, 32 kHz LSI
- External oscillators: 4-50 MHz HSE, 32.768 kHz LSE

#### Low power

- · Sleep, Stop and Standby modes
- V<sub>BAT</sub> supply for RTC, 32×32-bit backup registers

#### **Analog**

- 2×16-bit ADC, up to 3.6 MSPS in 16-bit: up to 18 channels and 7.2 MSPS in doubleinterleaved mode
- 1 x 12-bit ADC, up to 5 MSPS in 12-bit, up to 12 channels
- 2 x comparators
- 2 x operational amplifier GBW = 8 MHz
- 2× 12-bit D/A converters

November 2023 DS13313 Rev 4 1/257

## Digital filters for sigma delta modulator (DFSDM)

• 8 channels/4 filters

#### 4 DMA controllers to offload the CPU

- 1 × MDMA with linked list support
- 2 × dual-port DMAs with FIFO
- 1 × basic DMA with request router capabilities

#### 24 timers

- Seventeen 16-bit (including 5 x low power 16-bit timer available in stop mode) and four 32-bit timers, each with up to 4 IC/OC/PWM or pulse counter and quadrature (incremental) encoder input
- 2x watchdogs, 1x SysTick timer

#### **Debug mode**

- · SWD and JTAG interfaces
- 2-Kbyte embedded trace buffer

## Up to 114 I/O ports with interrupt capability

#### Up to 35 communication interfaces

- Up to 5 × I2C FM+ interfaces (SMBus/PMBus™)
- Up to 5 USARTs/5 UARTs (ISO7816 interface, LIN, IrDA, modem control) and 1 x LPUART
- Up to 6 SPIs with 4 with muxed duplex I2S for audio class accuracy via internal audio PLL or external clock and up to 5 x SPI (from 5 x USART when configured in synchronous mode)
- 2x SAI (serial audio interface)
- 1× FD/TT-CAN and 2x FD-CAN
- 8- to 14-bit camera interface
- 16-bit parallel slave synchronous interface
- SPDIF-IN interface
- HDMI-CEC
- Ethernet MAC interface with DMA controller
- USB 2.0 high-speed/full-speed device/host/OTG controller with dedicated DMA, on-chip FS PHY and ULPI for external HS PHY

- SWPMI single-wire protocol master I/F
- · MDIO slave interface

#### **Mathematical acceleration**

- CORDIC for trigonometric functions acceleration
- FMAC: Filter mathematical accelerator

#### Digital temperature sensor

#### True random number generator

**CRC** calculation unit

RTC with subsecond accuracy and hardware calendar

ROP, PC-ROP, tamper detection

96-bit unique ID

All packages are ECOPACK2 compliant

47/

STM32H723xE/G Contents

## **Contents**

1	Intro	duction	3
2	Desc	ription	4
3	Func	tional overview	0
	3.1	Arm <sup>®</sup> Cortex <sup>®</sup> -M7 with FPU	20
	3.2	Memory protection unit (MPU)	20
	3.3	Memories	12
		3.3.1 Embedded flash memory	21
		3.3.2 Embedded SRAM	21
		Error code correction (ECC)	22
	3.4	Boot modes	:3
	3.5	CORDIC coprocessor (CORDIC)	
		CORDIC features	
	3.6	Filter mathematical accelerator (FMAC)	
		FMAC features	
	3.7	Power supply management	
		3.7.1 Power supply scheme	
		3.7.2 Power supply supervisor	
	2.0	3.7.3 Voltage regulator	
	3.8	Low-power strategy	
	3.9	Reset and clock controller (RCC)	
		3.9.1 Clock management	
	2.40	3.9.2 System reset sources	
	3.10	General-purpose input/outputs (GPIOs)	
	3.11	Bus-interconnect matrix	
	3.12	DMA controllers	
	3.13	Chrom-ART Accelerator (DMA2D)	
	3.14	Nested vectored interrupt controller (NVIC)	1
	3.15	Extended interrupt and event controller (EXTI)	1
	3.16	Cyclic redundancy check calculation unit (CRC)	1
	3.17	Flexible memory controller (FMC)	2
	3.18	Octo-SPI memory interface (OCTOSPI)	2

Contents STM32H723xE/G

3.19	Analog-	-to-digital converters (ADCs)	33
3.20	Temper	rature sensor	33
3.21	Digital t	temperature sensor (DTS)	33
3.22	V <sub>BAT</sub> or	peration	34
3.23	Digital-	to-analog converters (DAC)	34
3.24	Ultra-lo	w-power comparators (COMP)	35
3.25	Operati	onal amplifiers (OPAMP)	35
3.26	Digital 1	filter for sigma-delta modulators (DFSDM)	36
3.27	Digital o	camera interface (DCMI)	38
3.28	PSSI .		38
3.29		-T controller	
3.30	True ra	ndom number generator (RNG)	39
3.31		and watchdogs	
	3.31.1	Advanced-control timers (TIM1, TIM8)	
	3.31.2	General-purpose timers (TIMx)	. 42
	3.31.3	Basic timers TIM6 and TIM7	. 43
	3.31.4	Low-power timers (LPTIM1, LPTIM2, LPTIM3, LPTIM4, LPTIM5)	. 43
	3.31.5	Independent watchdog	. 43
	3.31.6	Window watchdog	. 43
	3.31.7	SysTick timer	. 43
3.32	Real-tir	ne clock (RTC), backup SRAM and backup registers	44
3.33	Inter-in	tegrated circuit interface (I <sup>2</sup> C)	45
3.34	Univers	al synchronous/asynchronous receiver transmitter (USART)	45
3.35	Low-po	wer universal asynchronous receiver transmitter (LPUART)	46
3.36	Serial p	peripheral interface (SPI)/inter- integrated sound interfaces (I2S) .	47
3.37	Serial a	audio interfaces (SAI)	47
3.38	SPDIFF	RX Receiver Interface (SPDIFRX)	48
3.39	Single	wire protocol master interface (SWPMI)	48
3.40	Manage	ement data input/output (MDIO) slaves	49
3.41	SD/SDI	O/MMC card host interfaces (SDMMC)	49
3.42		ler area network (FDCAN1, FDCAN2, FDCAN3)	
3.43	Univers	sal serial bus on-the-go high-speed (OTG_HS)	50
3.44	Etherne	et MAC interface with dedicated DMA controller (ETH)	50



	3.45		lefinition multimedia interface (HDMI) umer electronics control (CEC)	51
	3.46	Debug	infrastructure	51
4	Mem	ory ma	pping	52
5	Pino	uts, pin	descriptions and alternate functions	53
6	Elect	trical ch	naracteristics	109
	6.1	Param	eter conditions	109
		6.1.1	Minimum and maximum values	109
		6.1.2	Typical values	109
		6.1.3	Typical curves	109
		6.1.4	Loading capacitor	109
		6.1.5	Pin input voltage	109
		6.1.6	Power supply scheme	110
		6.1.7	Current consumption measurement	111
	6.2	Absolu	ıte maximum ratings	111
	6.3	Operat	ting conditions	113
		6.3.1	General operating conditions	
		6.3.2	VCAP external capacitor	
		6.3.3	Operating conditions at power-up / power-down	116
		6.3.4	Embedded reset and power control block characteristics	117
		6.3.5	Embedded reference voltage characteristics	
		6.3.6	Embedded USB regulator characteristics	119
		6.3.7	Supply current characteristics	119
			Typical and maximum current consumption	120
			I/O system current consumption	125
			On-chip peripheral current consumption	
		6.3.8	Wake-up time from low-power modes	
		6.3.9	External clock source characteristics	
			High-speed external user clock generated from an external source	
			Low-speed external user clock generated from an external source	
			High-speed external clock generated from a crystal/ceramic resonator  Low-speed external clock generated from a crystal/ceramic resonator	
		6.3.10	Internal clock source characteristics	
		0.0.10	48 MHz high-speed internal RC oscillator (HSI48)	
			64 MHz high-speed internal RC oscillator (HSI)	

Contents STM32H723xE/G

	4 MHz low-power internal RC oscillator (CSI)	140
	Low-speed internal (LSI) RC oscillator	140
6.3.11	PLL characteristics	141
6.3.12	Memory characteristics	145
	Flash memory	145
6.3.13	EMC characteristics	146
	Functional EMS (electromagnetic susceptibility)	146
	Designing hardened software to avoid noise problems	146
	Electromagnetic Interference (EMI)	147
6.3.14	Absolute maximum ratings (electrical sensitivity)	147
	Electrostatic discharge (ESD)	
	Static latchup	148
6.3.15	I/O current injection characteristics	
	Functional susceptibility to I/O current injection	148
6.3.16	I/O port characteristics	149
	General input/output characteristics	
	Output driving current	
	Output voltage levels	
	Output buffer timing characteristics (HSLV option disabled)	
	Output buffer timing characteristics (HSLV option enabled)	
0.0.47	Analog switch between ports Pxy_C and Pxy	
6.3.17	NRST pin characteristics	
6.3.18	FMC characteristics	
	Asynchronous waveforms and timings	
	Synchronous waveforms and timings	
	NAND controller waveforms and timings	
6.3.19	Octo-SPI interface characteristics	
0.00		
6.3.20	Delay block (DLYB) characteristics	
6.3.21	16-bit ADC characteristics	
0.0.00	General PCB design guidelines	
6.3.22	12-bit ADC characteristics	
6.3.23	DAC characteristics	
6.3.24	Voltage reference buffer characteristics	
6.3.25	Analog temperature sensor characteristics	204
6.3.26	Digital temperature sensor characteristics	205
6.3.27	Temperature and V <sub>BAT</sub> monitoring	205
6.3.28	Voltage booster for analog switch	206
6.3.29	Comparator characteristics	206



		6.3.30	Operational amplifier characteristics	207
		6.3.31	Digital filter for Sigma-Delta Modulators (DFSDM) characteristics .	210
		6.3.32	Camera interface (DCMI) timing specifications	212
		6.3.33	Parallel synchronous slave interface (PSSI) characteristics	213
		6.3.34	LCD-TFT controller (LTDC) characteristics	214
		6.3.35	Timer characteristics	216
		6.3.36	Low-power timer characteristics	216
		6.3.37	Communication interfaces	217
			I2C interface characteristics	217
			USART interface characteristics	218
			SPI interface characteristics	220
			I2S Interface characteristics	223
			SAI characteristics	
			MDIO characteristics	
			SD/SDIO MMC card host interface (SDMMC) characteristics	
			USB OTG_FS characteristics	
			USB OTG_HS characteristics	
			JTAG/SWD interface characteristics	
			The form the financial contraction of the first terms of the first ter	201
7	Pack	age info	ormation	. 237
	7.1	Device	marking	237
	7.2	LQFP1	00 package information (1L)	237
			Notes:	
	7.3	TFBGA	.100 package information (A08Q)	
	7.0	11 207	Notes:	
	7.4	LOEP1	44 package information (1A)	
	7.4	LQII I	Notes:	<del>2</del> 246
	7.5	LIFRGA	A144 package information	
	7.6		al characteristics	
		7.6.1	Reference documents	251
8	Orde	ering info	ormation	. 252
9	lmne	ortant co	curity notice	252
J	inipe	ntant Se	curity notice	. 200
10	Revi	sion his	tory	. 254
			-	



List of tables STM32H723xE/G

## List of tables

Table 1.	STM32H723xE/G features and peripheral counts	17
Table 2.	System versus domain low-power mode	27
Table 3.	DFSDM implementation	37
Table 4.	Timer feature comparison	40
Table 5.	USART features	46
Table 6.	Legend/abbreviations used in the pinout table	56
Table 7.	STM32H723 pin and ball descriptions	57
Table 8.	STM32H723 pin alternate functions	72
Table 9.	Voltage characteristics	. 111
Table 10.	Current characteristics	. 112
Table 11.	Thermal characteristics	. 112
Table 12.	General operating conditions	. 113
Table 13.	Supply voltage and maximum temperature configuration	. 115
Table 14.	VCAP operating conditions	
Table 15.	Operating conditions at power-up/power-down	. 116
Table 16.	Reset and power control block characteristics	. 117
Table 17.	Embedded reference voltage	. 118
Table 18.	Internal reference voltage calibration values	. 119
Table 19.	USB regulator characteristics	. 119
Table 20.	Typical and maximum current consumption in Run mode,	
	code with data processing running from ITCM	. 121
Table 21.	Typical and maximum current consumption in Run mode, code with data processing	
	running from flash memory, cache ON	. 122
Table 22.	Typical and maximum current consumption in Run mode,	
	code with data processing running from flash memory, cache OFF	. 123
Table 23.	Typical consumption in Run mode and corresponding performance	
	versus code position	
Table 24.	Typical current consumption in Autonomous mode	
Table 25.	Typical and maximum current consumption in Sleep mode	
Table 26.	Typical and maximum current consumption in Stop mode	
Table 27.	Typical and maximum current consumption in Standby mode	
Table 28.	Typical and maximum current consumption in VBAT mode	
Table 29.	Peripheral current consumption in Run mode	
Table 30.	Low-power mode wakeup timings	
Table 31.	High-speed external user clock characteristics	
Table 32.	Low-speed external user clock characteristics	
Table 33.	4-50 MHz HSE oscillator characteristics	
Table 34.	Low-speed external user clock characteristics	
Table 35.	HSI48 oscillator characteristics	
Table 36.	HSI oscillator characteristics	
Table 37.	CSI oscillator characteristics	
Table 38.	LSI oscillator characteristics	
Table 39.	PLL1 characteristics (wide VCO frequency range)	
Table 40.	PLL1 characteristics (medium VCO frequency range)	
Table 41.	PLL2 and PLL3 characteristics (wide VCO frequency range)	
Table 42.	PLL2 and PLL3 characteristics (medium VCO frequency range)	
Table 43.	Flash memory characteristics	
Table 44	Flash memory programming	145



STM32H723xE/G List of tables

Table 45. Table 46.	Flash memory endurance and data retention	
Table 40.	EMI characteristics for fHSE = 8 MHz and fCPU = 550 MHz	
Table 47.	ESD absolute maximum ratings	
Table 49.	Electrical sensitivities	
Table 49.	I/O current injection susceptibility	
Table 50.	I/O static characteristics	
Table 51.	Output voltage characteristics for all I/Os except PC13, PC14 and PC15	
Table 52.	· · · · · · · · · · · · · · · · · · ·	
Table 53.	Output voltage characteristics for PC13, PC14 and PC15	
Table 54.	, ,	
Table 55.	Output timing characteristics (HSLV ON)	
Table 50.	Pxy_C and Pxy analog switch characteristics	
	NRST pin characteristics	
Table 58.	· · · · · · · · · · · · · · · · · · ·	
Table 59.	Asynchronous non-multiplexed SRAM/PSRAM/NOR read-NWAIT timings	
Table 60.	Asynchronous non-multiplexed SRAM/PSRAM/NOR write timings	
Table 61.	Asynchronous non-multiplexed SRAM/PSRAM/NOR write-NWAIT timings	
Table 62.	Asynchronous multiplexed PSRAM/NOR read timings	
Table 63.	Asynchronous multiplexed PSRAM/NOR read-NWAIT timings	
Table 64.	Asynchronous multiplexed PSRAM/NOR write timings	
Table 65.	Asynchronous multiplexed PSRAM/NOR write-NWAIT timings	
Table 66.	Synchronous non-multiplexed NOR/PSRAM read timings	
Table 67.	Synchronous non-multiplexed PSRAM write timings	
Table 68.	Synchronous multiplexed NOR/PSRAM read timings	
Table 69.	Synchronous multiplexed PSRAM write timings	
Table 70.	Switching characteristics for NAND flash read cycles	
Table 71.	Switching characteristics for NAND flash write cycles	
Table 72.	SDRAM read timings	
Table 73.	LPSDR SDRAM read timings	
Table 74.	SDRAM Write timings	
Table 75.	LPSDR SDRAM Write timings	
Table 76.	OCTOSPI characteristics in SDR mode	
Table 77.	OCTOSPI characteristics in DTR mode (no DQS)	
Table 78.	OCTOSPI characteristics in DTR mode (with DQS)/Octal and Hyperbus	
Table 79.	Delay Block characteristics	
Table 80.	16-bit ADC characteristics	
Table 81.	Minimum sampling time vs RAIN (16-bit ADC)	
Table 82.	16-bit ADC accuracy	
Table 83.	12-bit ADC characteristics	
Table 84.	Minimum sampling time vs RAIN (12-bit ADC)	
Table 85.	12-bit ADC accuracy	
Table 86.	DAC characteristics	
Table 87. Table 88.	DAC accuracy	
Table 89.	VREFBUF characteristics	
	Temperature sensor characteristics	
Table 90.	Temperature sensor calibration values	
Table 91.	Digital temperature sensor characteristics	
Table 92.	V <sub>BAT</sub> monitoring characteristics	
Table 93.	V <sub>BAT</sub> charging characteristics	
Table 94. Table 95.	Temperature monitoring characteristics	
Table 95.		
1 abie 90.	COMP characteristics	∠∪0



9/257

List of tables STM32H723xE/G

Table 97.	Operational amplifier characteristics	207
Table 98.	DFSDM measured timing	210
Table 99.	DCMI characteristics	212
Table 100.	PSSI transmit characteristics	213
Table 101.	PSSI receive characteristics	213
Table 102.	LTDC characteristics	214
Table 103.	TIMx characteristics	216
Table 104.	LPTIMx characteristics	216
Table 105.	Minimum i2c_ker_ck frequency in all I2C modes	217
Table 106.	I2C analog filter characteristics	217
Table 107.	USART characteristics	
Table 108.	SPI characteristics	220
Table 109.	I <sup>2</sup> S dynamic characteristics	223
Table 110.	SAI characteristics	225
Table 111.	MDIO slave timing parameters	227
Table 112.	Dynamics characteristics: SD / MMC characteristics, VDD = 2.7 to 3.6 V	228
Table 113.	Dynamics characteristics: eMMC characteristics VDD = 1.71V to 1.9V	229
Table 114.	USB OTG_FS electrical characteristics	231
Table 115.	Dynamics characteristics: USB ULPI	231
Table 116.	Dynamics characteristics: Ethernet MAC signals for SMI	232
Table 117.	Dynamics characteristics: Ethernet MAC signals for RMII	233
Table 118.	Dynamics characteristics: Ethernet MAC signals for MII	234
Table 119.	Dynamics JTAG characteristics	235
Table 120.	Dynamics SWD characteristics	235
Table 121.	LQFP100 - Mechanical data	
Table 122.	TFBGA100 - Mechanical data	
Table 123.	TFBGA100 - Example of PCB design rules (0.8 mm pitch BGA)	243
Table 124.	LQFP144 - Mechanical data	245
Table 125.	UFBGA - 144 balls, 7 x 7 mm, 0.50 mm pitch, ultra fine pitch ball grid array	
	package mechanical data	
Table 126.	UFBGA144 recommended PCB design rules (0.50 mm pitch BGA)	
Table 127.	Thermal characteristics	
Table 128.	Document revision history	254

STM32H723xE/G List of figures

## List of figures

Figure 1.	STM32H723xE/G block diagram	16
Figure 2.	Power-up/power-down sequence	25
Figure 3.	STM32H723xE/G bus matrix	29
Figure 4.	TFBGA100 pinout	53
Figure 5.	LQFP100 pinout	54
Figure 6.	LQFP144 pinout	55
Figure 7.	UFBGA144 ballout	56
Figure 8.	Pin loading conditions	109
Figure 9.	Pin input voltage	109
Figure 10.	Power supply scheme	110
Figure 11.	Current consumption measurement scheme	111
Figure 12.	External capacitor C <sub>EXT</sub>	
Figure 13.	High-speed external clock source AC timing diagram	134
Figure 14.	Low-speed external clock source AC timing diagram	135
Figure 15.	Typical application with an 8 MHz crystal	137
Figure 16.	Typical application with a 32.768 kHz crystal	138
Figure 17.	VIL/VIH for all I/Os except BOOT0	150
Figure 18.	Recommended NRST pin protection	158
Figure 19.	Asynchronous non-multiplexed SRAM/PSRAM/NOR read waveforms	160
Figure 20.	Asynchronous non-multiplexed SRAM/PSRAM/NOR write waveforms	162
Figure 21.	Asynchronous multiplexed PSRAM/NOR read waveforms	164
Figure 22.	Synchronous non-multiplexed NOR/PSRAM read timings	167
Figure 23.	Synchronous non-multiplexed PSRAM write timings	169
Figure 24.	Synchronous multiplexed NOR/PSRAM read timings	171
Figure 25.	Synchronous multiplexed PSRAM write timings	
Figure 26.	NAND controller waveforms for read access	
Figure 27.	NAND controller waveforms for write access	176
Figure 28.	SDRAM read access waveforms (CL = 1)	177
Figure 29.	SDRAM write access waveforms	
Figure 30.	OCTOSPI SDR read/write timing diagram	180
Figure 31.	OCTOSPI DTR mode timing diagram	
Figure 32.	OCTOSPI Hyperbus clock timing diagram	
Figure 33.	OCTOSPI Hyperbus read timing diagram	
Figure 34.	OCTOSPI Hyperbus write timing diagram	
Figure 35.	ADC accuracy characteristics	
Figure 36.	Typical connection diagram when using the ADC with FT/TT pins	
•	nalog switch function191	
Figure 37.	Power supply and reference decoupling (V <sub>REF+</sub> not connected to V <sub>DDA</sub> )	192
Figure 38.	Power supply and reference decoupling (V <sub>RFF+</sub> connected to V <sub>DDA</sub> )	
Figure 39.	12-bit buffered /non-buffered DAC	
Figure 40.	Channel transceiver timing diagrams	
Figure 41.	DCMI timing diagram	
Figure 42.	LCD-TFT horizontal timing diagram	
Figure 43.	LCD-TFT vertical timing diagram	
Figure 44.	USART timing diagram in master mode	
Figure 45.	USART timing diagram in slave mode	
Figure 46.	SPI timing diagram - slave mode and CPHA = 0	
Figure 47.	SPI timing diagram - slave mode and CPHA = 1	
J		



DS13313 Rev 4 11/257

List of figures STM32H723xE/G

Figure 48.	SPI timing diagram - master mode	222
Figure 49.	I <sup>2</sup> S slave timing diagram (Philips protocol) <sup>(1)</sup>	224
Figure 50.	I <sup>2</sup> S master timing diagram (Philips protocol) <sup>(1)</sup>	224
Figure 51.	SAI master timing waveforms	226
Figure 52.	SAI slave timing waveforms	
Figure 53.	MDIO slave timing diagram	228
Figure 54.	SD high-speed mode	230
Figure 55.	SD default mode	230
Figure 56.	SDMMC DDR mode	230
Figure 57.	ULPI timing diagram	232
Figure 58.	Ethernet SMI timing diagram	233
Figure 59.	Ethernet RMII timing diagram	233
Figure 60.	Ethernet MII timing diagram	234
Figure 61.	JTAG timing diagram	235
Figure 62.	SWD timing diagram	236
Figure 63.	LQFP100 - Outline <sup>(15)</sup>	238
Figure 64.	LQFP100 - Footprint example	240
Figure 65.	TFBGA100 - Outline <sup>(13)</sup>	241
Figure 66.	TFBGA100 - Footprint example	
Figure 67.	LQFP144 - Outline <sup>(15)</sup>	244
Figure 68.	LQFP144 - Footprint example	247
Figure 69.	UFBGA - 144 balls, 7 x 7 mm, 0.50 mm pitch, ultra fine pitch ball grid array	
	package outline	248
Figure 70.	UFBGA - 144 balls, 7 x 7 mm, 0.50 mm pitch, ultra fine pitch ball grid array	
	package recommended footprint	249

STM32H723xE/G Introduction

## 1 Introduction

This document provides information on STM32H723xE/G microcontrollers, such as description, functional overview, pin assignment and definition, packaging, and ordering information.

This document should be read in conjunction with the STM32H723xE/G reference manual (RM0468), available from the STMicroelectronics website *www.st.com*.

For information on the device errata with respect to the datasheet and reference manual, refer to the STM32H723 errata sheet (ES0491) available on the STMicroelectronics website <a href="https://www.st.com">www.st.com</a>.

For information on the Arm<sup>®(a)</sup> Cortex<sup>®</sup>-M7 core, refer to the Cortex<sup>®</sup>-M7 Technical Reference Manual, available from the http://www.arm.com website.

arm

DS13313 Rev 4 13/257

a. Arm is a registered trademark of Arm Limited (or its subsidiaries) in the US and/or elsewhere.

STM32H723xE/G **Description** 

#### **Description** 2

STM32H723xE/G devices are based on the high-performance Arm® Cortex®-M7 32-bit RISC core operating at up to 550 MHz. The Cortex® -M7 core features a floating-point unit (FPU) which supports Arm® double-precision (IEEE 754 compliant) and single-precision data-processing instructions and data types. The Cortex -M7 core includes 32 Kbytes of instruction cache and 32 Kbytes of data cache. STM32H723xE/G devices support a full set of DSP instructions and a memory protection unit (MPU) to enhance application security.

STM32H723xE/G devices incorporate high-speed embedded memories with up to 1 Mbyte of flash memory, up to 564 Kbytes of RAM (including 192 Kbytes that can be shared between ITCM and AXI, plus 64 Kbytes exclusively ITCM, plus 128 Kbytes exclusively AXI, 128 Kbyte DTCM, 48 Kbytes AHB and 4 Kbytes of backup RAM), as well as an extensive range of enhanced I/Os and peripherals connected to APB buses, AHB buses, 2x32-bit multi-AHB bus matrix and a multilayer AXI interconnect supporting internal and external memory access. To improve application robustness, all memories feature error code correction (one error correction, two error detections).

The devices embed peripherals allowing mathematical/arithmetic function acceleration (CORDIC coprocessor for trigonometric functions and FMAC unit for filter functions). All the devices offer three ADCs, two DACs, two operational amplifiers, two ultra-low-power comparators, a low-power RTC, four general-purpose 32-bit timers, 12 general-purpose 16bit timers including two PWM timers for motor control, five low-power timers, a true random number generator (RNG). The devices support four digital filters for external sigma-delta modulators (DFSDM). They also feature standard and advanced communication interfaces.

- Standard peripherals
  - Five I<sup>2</sup>Cs
  - Five USARTs, five UARTs, and one LPUART
  - Six SPIs, four I<sup>2</sup>Ss. To achieve audio class accuracy, the I<sup>2</sup>S peripherals can be clocked by a dedicated internal audio PLL or by an external clock to allow synchronization (note that the five USARTs also provide SPI slave capability).
  - Two SAI serial audio interfaces
  - One SPDIFRX interface with four inputs
  - One SWPMI (Single Wire Protocol Master Interface)
  - Management Data Input/Output (MDIO) slaves
  - Two SDMMC interfaces
  - A USB OTG high-speed interface with full-speed capability (with the ULPI)
  - Two FDCANs plus one TT-FDCAN interface
  - An Ethernet interface
  - Chrom-ART Accelerator
  - HDMI-CEC

DS13313 Rev 4 14/257

STM32H723xE/G Description

- Advanced peripherals including
  - A flexible memory control (FMC) interface
  - Two Octo-SPI memory interfaces
  - A camera interface for CMOS sensors
  - An LCD-TFT display controller

Refer to *Table 1: STM32H723xE/G features and peripheral counts* for the list of peripherals available on each part number.

STM32H723xE/G devices operate in the -40 to +85 °C ambient temperature range from a 1.62 to 3.6 V power supply. The supply voltage can drop down to 1.62 V by using an external power supervisor (see *Section 3.7.2: Power supply supervisor*) and connecting the PDR\_ON pin to V<sub>SS</sub>. Otherwise, the supply voltage must stay above 1.71 V with the embedded power voltage detector enabled.

Dedicated supply inputs for USB are available to allow a greater power supply choice.

A comprehensive set of power-saving modes allows the design of low-power applications.

STM32H723xE/G devices are offered in several packages ranging from 100 to 144 pins/balls. The set of included peripherals changes with the device chosen.

These features make STM32H723xE/G microcontrollers suitable for a wide range of applications:

- Motor drive and application control
- Medical equipment
- Industrial applications: PLC, inverters, circuit breakers
- Printers, and scanners
- Alarm systems, video intercom, and HVAC
- Home audio appliances
- Mobile applications, Internet of Things
- Wearable devices: smart watches.

Figure 1 shows the device block diagram.

DS13313 Rev 4 15/257

Description STM32H723xE/G




Figure 1. STM32H723xE/G block diagram



STM32H723xE/G Description

Table 1. STM32H723xE/G features and peripheral counts

	Peripherals	STM32H723 VGH/VEH	STM32H723 VGT/VET	STM32H723 ZGT/ZET	STM32H723 ZGI/ZEI	
Flash memory (Kbyt	res) <sup>(1)</sup>	1024 / 512   1024 / 512   1024 / 512   1024 / 512				
	SRAM mapped onto AXI bus		1:	28	•	
ODAM (I(I ( ) )	SRAM1 (D2 domain)		1	6		
SRAM (Kbytes)	SRAM2 (D2 domain)		1	6		
	SRAM4 (D3 domain)		1	6		
RAM shared between	en ITCM and AXI (Kbytes)		19	92		
TOM DAM ((4) 1 )	ITCM RAM (instruction)		6	64		
TCM RAM (Kbytes)	DTCM RAM (data)		1:	28		
Backup SRAM (Kbytes)				4		
	Interface		,	1		
	NOR flash memory/RAM controller	-	-	yes	yes	
FMC	Multiplexed I/O NOR flash memory	yes	yes	yes	yes	
	16-bit NAND flash memory	yes	yes	yes	yes	
	16-bit SDRAM controller	-	-	yes	yes	
GPIO		80	80	112	114	
Octo-SPI interface		1	1	2	2	
OTFDEC		no				
CORDIC			yes			
FMAC		yes				
	General purpose 32 bits	4	4	4	4	
	General purpose 16 bits	10	10	10	10	
	Advanced control (PWM)	2	2	2	2	
Timers	Basic	2	2	2	2	
	Low-power	5	5	5	5	
	RTC	1	1	1	1	
	Window watchdog / independent watchdog	2	2	2	2	
Wakeup pins		4	4	4	4	
Tamper pins		2	2	2	2	
Random number ge	nerator		ye	es		

Description STM32H723xE/G

Table 1. STM32H723xE/G features and peripheral counts (continued)

	Peripherals	STM32H723 VGH/VEH	STM32H723 VGT/VET	STM32H723 ZGT/ZET	STM32H723 ZGI/ZEI	
Cryptographic acc	elerator		n	0		
	SPI / I2S	5/4	5/4	6/4	6/4	
	I2C	5	5	5	5	
	USART/UART/ LPUART	5/5/1	5/5/1	5/5/1	5/5/1	
	SAI/PDM	2/2 <sup>(2)</sup>	2/2 <sup>(2)</sup>	2/2	2/2	
	SPDIFRX		,	1	I.	
Communication interfaces	HDMI-CEC			1		
interraces	SWPMI			1		
	MDIO		1	1		
	SDMMC		2	2		
	FDCAN/TT-FDCAN	2/1	2/1	2/1	2/1	
	USB [OTG_HS(ULPI)/FS(PHY)]	1 [1/1]	1 [1/1]	1 [1/1]	1 [1/1]	
	Ethernet [MII/RMII]	1 [0/1]	1 [0/1]	1 [0/1]	1 [1/1]	
Camera interface/	PSSI	yes				
LCD-TFT		yes	yes	yes	yes	
Chrom-ART Accelerator (DMA2D)		yes				
	Number of ADCs	2				
	Number of direct channelsADC1/ADC2	2/2	0	0	2/2	
16-bit ADCs	Number of fast channels ADC1/ADC2	3/2	3/2	4/3	4/3	
	Number of slow channels ADC1/ADC2	9/8	11/10	12/11	12/11	
	Number of ADCs		,	1		
12 hit ADCo	Number of direct channels	2	2	2	2	
12-bit ADCs	Number of fast channels	6	2	6	6	
	Number of slow channels	9	0	4	9	
	Present in IC		ує	es		
40 h# DAC	Number of channels	2				
12-bit DAC	Comparators	2				
	Operational amplifiers	2				
DFSDM	Present in IC		ує	es		
Maximum CPU fre	quency		550	MHz		
USB separate sup	ply pad	yes	-	yes	yes	

STM32H723xE/G Description

Table 1. STM32H723xE/G features and peripheral counts (continued)

Peripherals		STM32H723 VGH/VEH	STM32H723 VGT/VET	STM32H723 ZGT/ZET	STM32H723 ZGI/ZEI
USB internal regulator		-	-	-	-
LDO		yes			
SMPS step-down converter		-	-	-	-
Operating voltage		1.62 to 3.6 V	1.71 to 3.6 V	1.62 to 3.6 V	
Operating	Ambient temperature	-40°C to +85°C			
temperatures	Junction temperature	-40°C to +125°C			
Package		TFBGA100	LQFP100	LQFP144	UFBGA144

<sup>1.</sup> STM32H723xGy products have 1024 Kbytes of flash memory, whereas STM32H723xEy products have 512 Kbytes

<sup>2.</sup> For limitations on peripheral features depending on packages, check the available pins/balls in *Table 7: STM32H723 pin and ball descriptions*.

## 3 Functional overview

## 3.1 Arm® Cortex®-M7 with FPU

The Arm® Cortex®-M7 with double-precision FPU processor is the latest generation of Arm processors for embedded systems. It was developed to provide a low-cost platform that meets the needs of MCU implementation, with a reduced pin count and optimized power consumption, while delivering outstanding computational performance and low interrupt latency.

The Cortex®-M7 processor is a highly efficient high-performance featuring:

- Six-stage dual-issue pipeline
- Dynamic branch prediction
- Harvard architecture with L1 caches (32 Kbytes of I-cache and 32 Kbytes of D-cache)
- 64-bit AXI interface
- 64-bit ITCM interface
- 2x32-bit DTCM interfaces

The following memory interfaces are supported:

- Separate Instruction and Data buses (Harvard Architecture) to optimize CPU latency
- Tightly Coupled Memory (TCM) interface designed for fast and deterministic SRAM accesses
- AXI Bus interface to optimize Burst transfers
- Dedicated low-latency AHB-Lite peripheral bus (AHBP) to connect to peripherals.

The processor supports a set of DSP instructions, which allow efficient signal processing and complex algorithm execution.

It also supports single and double precision FPU (floating-point unit) speeds up software development by using metalanguage development tools, while avoiding saturation.

Figure 1 shows the general block diagram of the STM32H723xE/G family.

## 3.2 Memory protection unit (MPU)

The memory protection unit (MPU) manages the CPU access rights and the attributes of the system resources. It has to be programmed and enabled before use. Its main purposes are to prevent an untrusted user program to accidentally corrupt data used by the OS and/or by a privileged task, but also to protect data processes or read-protect memory regions.

The MPU defines access rules for privileged accesses and user program accesses. It allows defining up to 16 protected regions that can in turn be divided into up to eight independent subregions, where region address, size, and attributes can be configured. The protection area ranges from 32 bytes to 4 Gbytes of addressable memory. When an unauthorized access is performed, a memory management exception is

When an unauthorized access is performed, a memory management exception is generated.

#### 3.3 Memories

## 3.3.1 Embedded flash memory

The STM32H723xE/G devices embed up to 1 Mbyte of flash memory that can be used for storing programs and data.

The flash memory is organized as 266-bit flash words memory that can be used for storing both code and data constants. Each word consists of:

- one flash word (eight words, 32 bytes, or 256 bits)
- 10 ECC bits (single-error correction and double-error detection).

The flash memory is organized as follows:

- up to 1 Mbyte of user flash memory block containing eight user sectors of 128 Kbytes (4 K flash memory words)
- 128 Kbytes of system flash memory from which the device can boot
- 2 Kbytes (64 flash words) of user option bytes for user configuration

#### 3.3.2 Embedded SRAM

All devices feature:

- from 128 to 320 Kbytes of AXI-SRAM mapped onto the AXI bus on D1 domain
- SRAM1 mapped on D2 domain: 16 Kbytes
- SRAM2 mapped on D2 domain: 16 Kbytes
- SRAM4 mapped on D3 domain: 16 Kbytes
- 4 Kbytes of backup SRAM

The content of this area is protected against possible unwanted write accesses, and can be retained in Standby or  $V_{\text{BAT}}$  mode.

- RAM mapped to TCM interface (ITCM and DTCM):
  - Both ITCM and DTCM RAMs are zero wait state memories. They can be accessed either from the CPU or the MDMA (even in Sleep mode) through a specific AHB slave of the Cortex®-M7CPU(AHBSAHBP):
  - 64 to 256 Kbytes of ITCM-RAM (instruction RAM)
     This RAM is connected to an ITCM 64-bit interface designed for execution of critical real-time routines by the CPU.
  - 128 Kbytes of DTCM-RAM (2x 64-Kbyte DTCM-RAMs on 2x32-bit DTCM ports)
     The DTCM-RAM could be used for critical real-time data, such as interrupt service routines or stack/heap memory. Both DTCM-RAMs can be used in parallel (for load/store operations) thanks to the Cortex®-M7 dual issue capability.

The MDMA can be used to load code or data in ITCM or DTCM RAMs. As reflected above, 192 Kbyte of RAM can be used either for AXI SRAM or ITCM, with a 64Kbyte granularity.

5

DS13313 Rev 4 21/257

## **Error code correction (ECC)**

Over the product lifetime, and/or due to external events such as radiations, invalid bits in memories may occur. They can be detected and corrected by ECC. This is an expected behavior that has to be managed at final-application software level in order to ensure data integrity through ECC algorithms implementation.

SRAM data are protected by ECC:

- 7 ECC bits are added per 32-bit word.
- 8 ECC bits are added per 64-bit word for AXI-SRAM and ITCM-RAM.

The ECC mechanism is based on the SECDED algorithm. It supports single-error correction and double-error detection.

#### 3.4 Boot modes

At startup, the boot memory space is selected by the BOOT pin and BOOT\_ADDx option bytes, allowing to program any boot memory address from 0x0000 0000 to 0x3FFF FFFF, which includes:

- All flash address space
- All RAM address space: ITCM, DTCM RAMs and SRAMs
- The system memory bootloader

The bootloader is located in nonuser system memory. It is used to reprogram the flash memory through a serial interface (USART, I2C, SPI, FDCAN, USB-DFU). Refer to application note AN2606 "STM32 microcontroller system memory Boot mode" for details.

## 3.5 CORDIC coprocessor (CORDIC)

The CORDIC coprocessor provides hardware acceleration of certain mathematical functions, notably trigonometric, commonly used in motor control, metering, signal processing and many other applications.

It speeds up the calculation of these functions compared to a software implementation, allowing a lower operating frequency, or freeing up processor cycles in order to perform other tasks.

The filter mathematical accelerator unit performs arithmetic operations on vectors. It comprises a multiplier/accumulator (MAC) unit, together with address generation logic, which allows it to index vector elements held in local memory.

The unit includes support for circular buffers on input and output, which allows digital filters to be implemented. Both finite and infinite impulse response filters can be realized.

The unit allows frequent or lengthy filtering operations to be offloaded from the CPU, freeing up the processor for other tasks. In many cases it can accelerate such calculations compared to a software implementation, resulting in a speed-up of time critical tasks.

#### **CORDIC features**

- 24-bit CORDIC rotation engine
- Circular and Hyperbolic modes
- · Rotation and Vectoring modes
- Functions: Sine, Cosine, Sinh, Cosh, Atan, Atan2, Atanh, Modulus, Square root, Natural logarithm
- Programmable precision up to 20-bit
- Fast convergence: 4 bits per clock cycle
- Supports 16-bit and 32-bit fixed point input and output formats
- Low latency AHB slave interface
- Results can be read as soon as ready without polling or interrupt
- DMA read and write channels



DS13313 Rev 4 23/257

## 3.6 Filter mathematical accelerator (FMAC)

The filter mathematical accelerator unit performs arithmetic operations on vectors. It comprises a multiplier/accumulator (MAC) unit, together with address generation logic, which allows it to index vector elements held in local memory.

The unit includes support for circular buffers on input and output, which allows digital filters to be implemented. Both finite and infinite impulse response filters can be realized.

The unit allows frequent or lengthy filtering operations to be offloaded from the CPU, freeing up the processor for other tasks. In many cases it can accelerate such calculations compared to a software implementation, resulting in a speed-up of time critical tasks.

#### **FMAC** features

- 16 x 16-bit multiplier
- 24+2-bit accumulator with addition and subtraction
- 16-bit input and output data
- 256 x 16-bit local memory
- Up to three areas can be defined in memory for data buffers (two inputs, one output), defined by programmable base address pointers and associated size registers
- · Input and output sample buffers can be circular
- Buffer "watermark" feature reduces overhead in interrupt mode
- Filter functions: FIR, IIR (direct form 1)
- AHB slave interface
- DMA read and write data channels

## 3.7 Power supply management

#### 3.7.1 Power supply scheme

STM32H723xE/G power supply voltages are the following:

- V<sub>DD</sub> = 1.62 to 3.6 V: external power supply for I/Os, provided externally through V<sub>DD</sub> pins.
- V<sub>DDLDO</sub> = 1.62 to 3.6 V: supply voltage for the internal regulator supplying V<sub>CORE</sub>
- V<sub>DDA</sub> = 1.62 to 3.6 V: external analog power supplies for ADC, DAC, COMP and OPAMP.
- V<sub>DD33USB</sub>: allows the support of a VDD supply different from 3.3 V while powering the USB transceiver with 3.3V on V<sub>DD33USB</sub>.
- V<sub>BAT</sub> = 1.2 to 3.6 V: power supply for the V<sub>SW</sub> domain when V<sub>DD</sub> is not present.
- V<sub>CAP</sub>: V<sub>CORE</sub> supply voltage, which values depend on voltage scaling (1.0 V, 1.1 V, 1.2 V or 1.35 V). They are configured through VOS bits in PWR\_D3CR register. The V<sub>CORE</sub> domain is split into the following power domains that can be independently switch off.
  - D1 domain containing some peripherals and the Cortex<sup>®</sup>-M7 core
  - D2 domain containing a large part of the peripherals
  - D3 domain containing some peripherals and the system control

During power-up and power-down phases, the following power sequence requirements must be respected (see *Figure 2*):

- When  $V_{DD}$  is below  $V_{DDmin}$ , other power supplies ( $V_{DDA}$ ,  $V_{DD33USB}$ ) must remain below  $V_{DD}$  + 300 mV.
- When V<sub>DD</sub> is above V<sub>DDmin</sub>, all power supplies are independent.

During the power-down phase,  $V_{DD}$  can temporarily become lower than other supplies only if the energy provided to the microcontroller remains below 1 mJ. This allows external decoupling capacitors to be discharged with different time constants during the power-down transient phase.




Figure 2. Power-up/power-down sequence

1.  $V_{DDx}$  refers to any power supply among  $V_{DDA}$ ,  $V_{DD33USB}$ .

## 3.7.2 Power supply supervisor

The devices have an integrated power-on reset (POR)/ power-down reset (PDR) circuitry coupled with a brownout reset (BOR) circuitry:

Power-on reset (POR)

The POR supervisor monitors  $V_{DD}$  power supply and compares it to a fixed threshold. The devices remain in reset mode when  $V_{DD}$  is below this threshold,

Power-down reset (PDR)

The PDR supervisor monitors  $V_{DD}$  power supply. A reset is generated when  $V_{DD}$  drops below a fixed threshold.

The PDR supervisor can be enabled/disabled through PDR\_ON pin.

Brownout reset (BOR)

The BOR supervisor monitors  $V_{DD}$  power supply. Three BOR thresholds (from 2.1 to 2.7 V) can be configured through option bytes. A reset is generated when  $V_{DD}$  drops below this threshold.

## 3.7.3 Voltage regulator

The same voltage regulator supplies the three power domains (D1, D2, and D3). D1 and D2 can be independently switched off.

Voltage regulator output can be adjusted according to application needs through six power supply levels:

- Run mode (VOS0 to VOS3)
  - Scale 0: boosted performance
  - Scale 1: high performance
  - Scale 2: medium performance and consumption
  - Scale 3: optimized performance and low-power consumption
- Stop mode (SVOS3 to SVOS5)
  - Scale 3: peripheral with wake-up from Stop mode capabilities (UART, SPI, I2C, LPTIM) are operational
  - Scale 4 and 5 where the peripheral with wake-up from Stop mode is disabled. The
    peripheral functionality is disabled but wake-up from Stop mode is possible
    through GPIO or asynchronous interrupt.

## 3.8 Low-power strategy

There are several ways to reduce power consumption on STM32H723xE/G:

- Decrease the dynamic power consumption by slowing down the system clocks even in Run mode and by individually clock gating the peripherals that are not used.
- Save power when the CPU is idle, by selecting among the available low-power modes
  according to the user application needs. This allows the best compromise between
  short startup time and low power consumption to be achieved, according to the
  available wake-up sources.

The devices feature several low-power modes:

- CSleep (CPU clock stopped)
- CStop (CPU subsystem clock stopped)
- DStop (Domain bus matrix clock stopped)
- Stop (system clock stopped)
- DStandby (Domain powered down)
- Standby (system powered down)

CSleep and CStop low-power modes are entered by the MCU when executing the WFI (Wait for Interrupt) or WFE (Wait for Event) instructions, or when the SLEEPONEXIT bit of the Cortex<sup>®</sup>-Mx core is set after returning from an interrupt service routine.

A domain can enter low-power mode (DStop or DStandby) when the processor, its subsystem, and the peripherals allocated in the domain enter low-power mode.

If part of the domain is not in low-power mode, the domain remains in the current mode.

Finally, the system can enter Stop or Standby when all EXTI wake-up sources are cleared and the power domains are in DStop or DStandby mode.



System power mode	D1 domain power mode	1 domain power mode D2 domain power mode					
Run	DRun/DStop/DStandby DRun/DStop/DStandby		DRun				
Stop	DStop/DStandby	DStop/DStandby	DStop				
Standby	DStandby	DStandby	DStandby				

Table 2. System versus domain low-power mode

## 3.9 Reset and clock controller (RCC)

The clock and reset controller is located in D3 domain. The RCC manages the generation of all the clocks, as well as the clock gating and the control of the system and peripheral resets. It provides a high flexibility in the choice of clock sources and allows clock ratios to be applied to improve the power consumption. In addition, on some communication peripherals that are capable to work with two different clock domains (either a bus interface clock or a kernel peripheral clock), thus the system frequency can be changed without modifying the baud rate.

#### 3.9.1 Clock management

The devices embed four internal oscillators, two oscillators with external crystal or resonator, two internal oscillators with fast startup time and three PLLs.

The RCC receives the following clock source inputs:

- Internal oscillators:
  - 64 MHz HSI clock
  - 48 MHz RC oscillator
  - 4 MHz CSI clock
  - 32 kHz LSI clock
- External oscillators:
  - HSE clock: 4-50 MHz (generated from an external source) or 4-48 MHz(generated from a crystal/ceramic resonator)
  - LSE clock: 32.768 kHz

The RCC provides three PLLs: one for system clock, two for kernel clocks.

The system starts on the HSI clock. The user application can then select the clock configuration.

#### 3.9.2 System reset sources

Power-on reset initializes all registers while system reset reinitializes the system except for the debug, part of the RCC and power controller status registers, as well as the backup power domain.

A system reset is generated in the following cases:

- Power-on reset (pwr por rst)
- Brownout reset
- Low level on NRST pin (external reset)
- Window watchdog
- Independent watchdog
- Software reset
- Low-power mode security reset
- Exit from Standby

## 3.10 General-purpose input/outputs (GPIOs)

Each of the GPIO pins can be configured by software as output (push-pull or open-drain, with or without pull-up or pull-down), as input (floating, with or without pull-up or pull-down) or as peripheral alternate function. Most of the GPIO pins are shared with digital or analog alternate functions. All GPIOs are high-current-capable and have speed selection to better manage internal noise, power consumption and electromagnetic emission.


After reset, all GPIOs (except debug pins) are in Analog mode to reduce power consumption (refer to GPIOs register reset values in the device reference manual).

The I/O configuration can be locked if needed by following a specific sequence in order to avoid spurious writing to the I/Os registers.


#### 3.11 Bus-interconnect matrix

The devices feature an AXI bus matrix, two AHB bus matrices and bus bridges that allow the interconnection of bus masters with bus slaves (see *Figure 3*).

MSv65313V1



29/257



#### 3.12 DMA controllers

The devices feature four DMA instances and a DMA request router to unload CPU activity:

A master direct memory access (MDMA)

The MDMA is a high-speed DMA controller, which is in charge of all types of memory transfers (peripheral to memory, memory to memory, memory to peripheral), without any CPU action. It features a master AXI interface and a dedicated AHB interface to access Cortex<sup>®</sup>-M7 TCM memories.

The MDMA is located in D1 domain. It is able to interface with the other DMA controllers located in D2 domain to extend the standard DMA capabilities, or can manage peripheral DMA requests directly.

Each of the 16 channels can perform single block transfers, repeated block transfers and linked list transfers.

- Two dual-port DMAs (DMA1, DMA2) located in D2 domain, with FIFO and request router capabilities.
- One basic DMA (BDMA) located in D3 domain, with request router capabilities.
- A DMA request multiplexer (DMAMUX)

The DMA request router could be considered as an extension of the DMA controller. It routes the DMA peripheral requests to the DMA controller itself. This allowing managing the DMA requests with a high flexibility, maximizing the number of DMA requests that run concurrently, as well as generating DMA requests from peripheral output trigger or DMA event.

## 3.13 Chrom-ART Accelerator (DMA2D)

The Chrom-ART Accelerator (DMA2D) is a specialized DMA dedicated to image manipulation. It can perform the following operations:

- Filling a part or the whole of a destination image with a specific color
- Copying a part or the whole of a source image into a part or the whole of a destination image
- Copying a part or the whole of a source image into a part or the whole of a destination image with a pixel format conversion
- Blending a part and/or two complete source images with different pixel format and copy the result into a part or the whole of a destination image with a different color format.
- All the classical color coding schemes are supported from 4-bit up to 32-bit per pixel with indexed or direct color mode, including block based YCbCr to handle JPEG decoder output.
- The DMA2D has its own dedicated memories for CLUTs (color look-up tables).

An interrupt can be generated when an operation is complete or at a programmed watermark.

All the operations are fully automated and are running independently from the CPU or the DMAs.

## 3.14 Nested vectored interrupt controller (NVIC)

The devices embed a nested vectored interrupt controller, which is able to manage 16 priority levels, and handle up to 140 maskable interrupt channels plus the 16 interrupt lines of the Cortex<sup>®</sup>-M7 with FPU core.

- Closely coupled NVIC gives low-latency interrupt processing
- Interrupt entry vector table address passed directly to the core
- Allows early processing of interrupts
- Processing of late arriving, higher-priority interrupts
- Support tail chaining
- Processor context automatically saved on interrupt entry, and restored on interrupt exit with no instruction overhead

This hardware block provides flexible interrupt management features with minimum interrupt latency.

## 3.15 Extended interrupt and event controller (EXTI)

The EXTI controller performs interrupt and event management. In addition, it can wake up the processor, power domains and/or D3 domain from Stop mode.

The EXTI handles up to 80 independent event/interrupt lines split as 26 configurable events and 54 direct events.

Configurable events have dedicated pending flags, active edge selection, and software trigger capable.

Direct events provide interrupts or events from peripherals having a status flag.

## 3.16 Cyclic redundancy check calculation unit (CRC)

The CRC (cyclic redundancy check) calculation unit is used to get a CRC code using a programmable polynomial.

Among other applications, CRC-based techniques are used to verify data transmission or storage integrity. In the scope of the EN/IEC 60335-1 standard, they offer a means of verifying the flash memory integrity. The CRC calculation unit helps compute a signature of the software during runtime, to be compared with a reference signature generated at link-time and stored at a given memory location.

DS13313 Rev 4 31/257

## 3.17 Flexible memory controller (FMC)

The FMC controller main features are the following:

- Interface with static-memory mapped devices including:
  - Static random access memory (SRAM)
  - NOR flash memory/OneNAND flash memory
  - PSRAM (four memory banks)
  - NAND flash memory with ECC hardware to check up to 8 Kbytes of data
- Interface with synchronous DRAM (SDRAM/Mobile LPSDR SDRAM) memories
- 8-,16-bit data bus width
- Independent Chip Select control for each memory bank
- Independent configuration for each memory bank
- Write FIFO
- Read FIFO for SDRAM controller
- The maximum FMC\_CLK/FMC\_SDCLK frequency for synchronous accesses is the FMC kernel clock divided by 2.

## 3.18 Octo-SPI memory interface (OCTOSPI)

The OCTOSPI is a specialized communication interface targeting single, dual, quad, or octal SPI memories. The STM32H723xE/G embeds two separate Octo-SPI interfaces.

Each OCTOSPI instance supports single/dual/quad/octal SPI formats. multiplexing of single/dual/quad/octal SPI over the same bus can be achieved using the integrated Octo-SPI I/O manager (OCTOSPIM).

The OCTOSPI can operate in any of the three following modes:

- Indirect mode: all the operations are performed using the OCTOSPI registers
- Status-polling mode: the external memory status register is periodically read and an interrupt can be generated in case of flag setting
- Memory-mapped mode: the external memory is memory mapped and it is seen by the system as if it was an internal memory supporting both read and write operations.

The OCTOSPI supports two frame formats supported by most external serial memories such as serial PSRAMs, serial NAND and serial NOR flash memories, Hyper RAMs and Hyper flash memories.

Multichip package (MCP) combining any of the above mentioned memory types can also be supported.

- The classical frame format with the command, address, alternate byte, dummy cycles, and data phase
- The HyperBus™ frame format.

## 3.19 Analog-to-digital converters (ADCs)

STM32H723xE/G devices embed three analog-to-digital converters, two of 16-bit resolution, and the third of 12-bit resolution. The 16-bit resolution ADCs can be configured as 16, 14, 12, 10 or 8 bits. The 12-bit resolution ADC can be configured to 12, 10 or 8 bits.

Each ADC shares up to 20 external channels, performing conversions in Single-shot or Scan mode. In Scan mode, automatic conversion is performed on a selected group of analog inputs.

Additional logic functions embedded in the ADC interface allow:

- simultaneous sample and hold
- Interleaved sample and hold

The ADC can be served by the DMA controller, thus allowing automatic transfer of ADC converted values to a destination location without any software action.

In addition, an analog watchdog feature can accurately monitor the converted voltage of one, some, or all selected channels. An interrupt is generated when the converted voltage is outside the programmed thresholds.

To synchronize A/D conversion and timers, the ADCs can be triggered by any of the TIM1, TIM2, TIM3, TIM4, TIM6, TIM8, TIM15, TIM23, TIM24, and LPTIM1 timers.

## 3.20 Temperature sensor

STM32H723xE/G devices embed a temperature sensor that generates a voltage ( $V_{TS}$ ) that varies linearly with the temperature. This temperature sensor is internally connected to ADC3\_IN17. The conversion range is between 1.7 V and 3.6 V. It can measure the device junction temperature ranging from -40 to +125°C.

The temperature sensor have a good linearity, but it has to be calibrated to obtain a good overall accuracy of the temperature measurement. As the temperature sensor offset varies from chip to chip due to process variation, the uncalibrated internal temperature sensor is suitable for applications that detect temperature changes only. To improve the accuracy of the temperature sensor measurement, each device is individually factory-calibrated by ST. The temperature sensor factory calibration data are stored by ST in the system memory area, which is accessible in read-only mode.

## 3.21 Digital temperature sensor (DTS)

STM32H723xE/G devices embed a sensor that converts the temperature into a square wave the frequency of which is proportional to the temperature. The PCLK or the LSE clock can be used as the reference clock for the measurements. A formula given in the product reference manual allows calculation of the temperature according to the measured frequency stored in the DTS DR register.

577

DS13313 Rev 4 33/257

## 3.22 V<sub>BAT</sub> operation

The V<sub>BAT</sub> power domain contains the RTC, the backup registers, and the backup SRAM.

To optimize battery duration, this power domain is supplied by  $V_{DD}$  when available or by the voltage applied on VBAT pin (when  $V_{DD}$  supply is not present).  $V_{BAT}$  power is switched when the PDR detects that  $V_{DD}$  dropped below the PDR level.

The voltage on the VBAT pin could be provided by an external battery, a supercapacitor or directly by  $V_{DD}$ , in which case, the  $V_{BAT}$  mode is not functional.

 $V_{BAT}$  operation is activated when  $V_{DD}$  is not present.

The V<sub>BAT</sub> pin supplies the RTC, the backup registers, and the backup SRAM.

Note:

When the microcontroller is supplied from  $V_{BAT}$ , external interrupts and RTC alarm/events do not exit it from  $V_{BAT}$  operation.

When PDR\_ON pin is connected to  $V_{SS}$  (Internal Reset OFF), the  $V_{BAT}$  functionality is no more available and  $V_{BAT}$  pin should be connected to  $V_{DD}$ .

## 3.23 Digital-to-analog converters (DAC)

The two 12-bit buffered DAC channels can be used to convert two digital signals into two analog voltage signal outputs.

This dual digital interface supports the following features:

- two DAC converters: one for each output channel
- 8-bit or 12-bit monotonic output
- left or right data alignment in 12-bit mode
- · synchronized update capability
- noise-wave generation
- triangular-wave generation
- dual DAC channel independent or simultaneous conversions
- DMA capability for each channel including DMA underrun error detection
- external triggers for conversion
- input voltage reference V<sub>REF+</sub> or internal VREFBUF reference.

The DAC channels are triggered through the timer update outputs that are also connected to different DMA streams.

## 3.24 Ultra-low-power comparators (COMP)

STM32H723xE/G devices embed two rail-to-rail comparators (COMP1 and COMP2). They feature programmable reference voltage (internal or external), hysteresis, and speed (low speed for low-power) as well as selectable output polarity.

The reference voltage can be one of the following:

- An external I/O
- A DAC output channel
- An internal reference voltage or submultiple (1/4, 1/2, 3/4).

All comparators can wake up from Stop mode, generate interrupts and breaks for the timers, and be combined into a window comparator.

## 3.25 Operational amplifiers (OPAMP)

STM32H723xE/G devices embed two rail-to-rail operational amplifiers (OPAMP1 and OPAMP2) with external or internal follower routing and PGA capability.

The operational amplifier main features are:

- PGA with a noninverting gain ranging of 2, 4, 8 or 16 or inverting gain ranging of -1, -3,
   -7 or -15
- One positive input connected to DAC
- Output connected to internal ADC
- Low input bias current down to 1 nA
- Low input offset voltage down to 1.5 mV
- Gain bandwidth up to 7.3 MHz

The devices embed two operational amplifiers (OPAMP1 and OPAMP2) with two inputs and one output each. These three I/Os can be connected to the external pins, thus enabling any type of external interconnections. The operational amplifiers can be configured internally as a follower, as an amplifier with a noninverting gain ranging from 2 to 16 or with inverting gain ranging from -1 to -15.

DS13313 Rev 4 35/257

## 3.26 Digital filter for sigma-delta modulators (DFSDM)

The devices embed one DFSDM with four digital filters modules and eight external input serial channels (transceivers) or alternately eight internal parallel inputs support.

The DFSDM peripheral is dedicated to interface the external  $\Sigma\Delta$  modulators to microcontroller and then to perform digital filtering of the received data streams (which represent analog value on  $\Sigma\Delta$  modulators inputs). DFSDM can also interface PDM (Pulse Density Modulation) microphones and perform PDM to PCM conversion and filtering in hardware. DFSDM features optional parallel data stream inputs from internal ADC peripherals or microcontroller memory (through DMA/CPU transfers into DFSDM).

DFSDM transceivers support several serial interface formats (to support various  $\Sigma\Delta$  modulators). DFSDM digital filter modules perform digital processing according to user-selected filter parameters with up to 24-bit final ADC resolution.

The DFSDM peripheral supports:

- 8 multiplexed input digital serial channels:
  - configurable SPI interface to connect various SD modulators
  - configurable Manchester coded 1 wire interface support
  - PDM (Pulse Density Modulation) microphone input support
  - maximum input clock frequency up to 20 MHz (10 MHz for Manchester coding)
  - clock output for SD modulators: 0..20 MHz
- alternative inputs from eight internal digital parallel channels (up to 16-bit input resolution):
  - internal sources: ADC data or memory data streams (DMA)
- 4 digital filter modules with adjustable digital signal processing:
  - Sinc<sup>x</sup> filter: filter order/type (1..5), oversampling ratio (up to 1..1024)
  - integrator: oversampling ratio (1..256)
- up to 24-bit output data resolution, signed output data format
- automatic data offset correction (offset stored in register by user)
- continuous or single conversion
- start-of-conversion triggered by:
  - software trigger
  - internal timers
  - external events
  - start-of-conversion synchronously with first digital filter module (DFSDM0)
- analog watchdog feature:
  - low value and high value data threshold registers
  - dedicated configurable Sincx digital filter (order = 1..3, oversampling ratio = 1..32)
  - input from final output data or from selected input digital serial channels
  - continuous monitoring independently from standard conversion
- short circuit detector to detect saturated analog input values (bottom and top range):
  - up to 8-bit counter to detect 1..256 consecutive 0's or 1's on serial data stream
  - monitoring continuously each input serial channel
- break signal generation on analog watchdog event or on short circuit detector event



- extremes detector:
  - storage of minimum and maximum values of final conversion data
  - refreshed by software
- DMA capability to read the final conversion data
- interrupts: end of conversion, overrun, analog watchdog, short circuit, input serial channel clock absence
- "regular" or "injected" conversions:
  - "regular" conversions can be requested at any time or even in Continuous mode without having any impact on the timing of "injected" conversions
  - "injected" conversions for precise timing and with high conversion priority
- Pulse skipper feature to support beamforming applications (delay-line like behavior).

**Table 3. DFSDM implementation** 

DFSDM features	DFSDM1
Number of filters	4
Number of input transceivers/channels	8
Internal ADC parallel input	X
Number of external triggers	16
Regular channel information in identification register	X

### 3.27 Digital camera interface (DCMI)

The devices embed a camera interface that can connect with camera modules and CMOS sensors through an 8-bit to 14-bit parallel interface, to receive video data. The camera interface can achieve a data transfer rate up to 140 Mbyte/s using an 80 MHz pixel clock. It features:

- Programmable polarity for the input pixel clock and synchronization signals
- Parallel data communication can be 8-, 10-, 12-, or 14-bit
- Supports 8-bit progressive video monochrome or raw bayer format, YCbCr 4:2:2 progressive video, RGB 565 progressive video or compressed data (like JPEG)
- Supports Continuous mode or Snapshot (a single frame) mode
- Capability to automatically crop the image

### 3.28 **PSSI**

The PSSI is a generic synchronous 8-/16-bit parallel data input/output slave interface. It allows the transmitter to send a data valid signal to indicate when the data is valid, and the receiver to output a flow control signal to indicate when it is ready to sample the data.

The main PSSI features are:

- Slave mode operation
- 8- or 16-bit parallel data input or output
- 8-word (32-byte) FIFO
- Data enable (DE) alternate function input and Ready (RDY) alternate function output.

When enabled, these signals can either allow the transmitter to indicate when the data is valid or the receiver to indicate when it is ready to sample the data, or both.

The PSSI shares most of its circuitry with the digital camera interface (DCMI). It therefore cannot be used simultaneously with the DCMI.

### 3.29 LCD-TFT controller

The LCD-TFT display controller provides a 24-bit parallel digital RGB (Red, Green, Blue) and delivers all signals to interface directly to a broad range of LCD and TFT panels up to XGA (1024 x 768) resolution with the following features:

- 2 display layers with dedicated FIFO (64x64-bit)
- Color look-up table (CLUT) up to 256 colors (256x24-bit) per layer
- Up to eight input color formats selectable per layer
- Flexible blending between two layers using alpha value (per pixel or constant)
- Flexible programmable parameters for each layer
- Color keying (transparency color)
- Up to four programmable interrupt events
- AXI master interface with burst of 16 words

## 3.30 True random number generator (RNG)

The RNG is a true random number generator that provides full entropy outputs to the application as 32-bit samples. It is composed of a live entropy source (analog) and an internal conditioning component.

The RNG can be used to construct a nondeterministic random bit generator (NDRBG), as a NIST SP 800-90B compliant entropy source.

The RNG true random number generator has been tested using German BSI statistical tests of AIS-31 (T0 to T8), and NIST SP800-90B statistical test suite.



DS13313 Rev 4 39/257

# 3.31 Timers and watchdogs

The devices include two advanced-control timers, twelve general-purpose timers, two basic timers, five low-power timers, two watchdogs and a SysTick timer.

All timer counters can be frozen in Debug mode.

*Table 4* compares the features of the advanced-control, general-purpose and basic timers.

Table 4. Timer feature comparison

Timer type	Timer	Counter resolution	Counter type	Prescaler factor	DMA request generation	Capture/ compare channels	Comple- mentary output	Max interface clock (MHz)	Max timer clock (MHz)
Advanced -control	TIM1, TIM8	16-bit	Up, Down, Up/down	Any integer between 1 and 65536	Yes	4	Yes	137.5	275
	TIM2, TIM5, TIM23, TIM24	32-bit	Up, Down, Up/down	Any integer between 1 and 65536	Yes	4	No	137.5	275
	TIM3, TIM4	16-bit	Up, Down, Up/down	Any integer between 1 and 65536	Yes	4	No	137.5	275
General	TIM12	16-bit	Up	Any integer between 1 and 65536	No	2	No	137.5	275
purpose	TIM13, TIM14	16-bit	Up	Any integer between 1 and 65536	No	1	No	137.5	275
	TIM15	16-bit	Up	Any integer between 1 and 65536	Yes	2	1	137.5	275
	TIM16, TIM17	16-bit	Up	Any integer between 1 and 65536	Yes	1	1	137.5	275

Table 4. Timer feature comparison (continued)

Timer type	Timer	Counter resolution	Counter type	Prescaler factor	DMA request generation	Capture/ compare channels	Comple- mentary output	Max interface clock (MHz)	Max timer clock (MHz)
Basic	TIM6, TIM7	16-bit	Up	Any integer between 1 and 65536	Yes	0	No	137.5	275
Low- power timer	LPTIM1, LPTIM2, LPTIM3, LPTIM4, LPTIM5	16-bit	Up	1, 2, 4, 8, 16, 32, 64, 128	No	0	No	137.5	275

<sup>1.</sup> The maximum timer clock is up to 550 MHz depending on the TIMPRE bit in the RCC\_CFGR register and D2PRE1/2 bits in RCC\_D2CFGR register.

### 3.31.1 Advanced-control timers (TIM1, TIM8)

The advanced-control timers (TIM1, TIM8) can be seen as three-phase PWM generators multiplexed on six channels. They have complementary PWM outputs with programmable inserted dead times. They can also be considered as complete general-purpose timers. Their four independent channels can be used for:

- Input capture
- Output compare
- PWM generation (Edge- or center-aligned modes)
- One-pulse mode output

If configured as standard 16-bit timers, they have the same features as the general-purpose TIMx timers. If configured as 16-bit PWM generators, they have full modulation capability (0-100%).

The advanced-control timer can work together with the TIMx timers via the Timer Link feature for synchronization or event chaining.

TIM1 and TIM8 support independent DMA request generation.

### 3.31.2 General-purpose timers (TIMx)

There are 10 synchronizable general-purpose timers embedded in the STM32H723xE/G devices (see *Table 4: Timer feature comparison* for differences).

#### TIM2, TIM3, TIM4, TIM5, TIM23, TIM24

The devices include four full-featured general-purpose timers: TIM2, TIM3, TIM4, TIM5, TIM23 and TIM24. TIM2, TIM5, TIM23 and TIM24 are based on a 32-bit autoreload up/downcounter and a 16-bit prescaler while TIM3 and TIM4 are based on a 16-bit autoreload up/downcounter and a 16-bit prescaler. All timers feature 4 independent channels for input capture/output compare, PWM or One-pulse mode output. This gives up to 24 input capture/output compare/PWMs on the largest packages.

TIM2, TIM3, TIM4, TIM5, TIM23 and TIM24 general-purpose timers can work together, or with the other general-purpose timers and the advanced-control timers TIM1 and TIM8 via the Timer Link feature for synchronization or event chaining.

Any of these general-purpose timers can be used to generate PWM outputs.

TIM2, TIM3, TIM4, TIM5, TIM23, and TIM24 all have independent DMA request generation. They are capable of handling quadrature (incremental) encoder signals and the digital outputs from one to four hall-effect sensors.

### TIM12, TIM13, TIM14, TIM15, TIM16, TIM17

These timers are based on a 16-bit autoreload upcounter and a 16-bit prescaler. TIM13, TIM14, TIM16 and TIM17 feature one independent channel, whereas TIM12 and TIM15 have two independent channels for input capture/output compare, PWM or One-pulse mode output. They can be synchronized with the TIM2, TIM3, TIM4, TIM5, TIM23, and TIM24 full-featured general-purpose timers or used as simple time bases.

#### 3.31.3 Basic timers TIM6 and TIM7

These timers are mainly used for DAC trigger and waveform generation. They can also be used as a generic 16-bit time base.

TIM6 and TIM7 support independent DMA request generation.

### 3.31.4 Low-power timers (LPTIM1, LPTIM2, LPTIM3, LPTIM4, LPTIM5)

The low-power timers have an independent clock and is running also in Stop mode if it is clocked by LSE, LSI or an external clock. It is able to wake up the devices from Stop mode.

This low-power timer supports the following features:

- 16-bit up counter with 16-bit autoreload register
- 16-bit compare register
- Configurable output: pulse, PWM
- Continuous / One-shot mode
- Selectable software / hardware input trigger
- Selectable clock source:
- Internal clock source: LSE, LSI, HSI or APB clock
- External clock source over LPTIM input (working even with no internal clock source running, used by the Pulse Counter Application)
- Programmable digital glitch filter
- Encoder mode

### 3.31.5 Independent watchdog

The independent watchdog is based on a 12-bit downcounter and 8-bit prescaler. It is clocked from an independent 32 kHz internal RC and as it operates independently from the main clock, it can operate in Stop and Standby modes. It can be used either as a watchdog to reset the device when a problem occurs, or as a free-running timer for application timeout management. It is hardware- or software-configurable through the option bytes.

A window option allows the device to be reset when a reload operation is made too early after the previous reload.

### 3.31.6 Window watchdog

The window watchdog is based on a 7-bit downcounter that can be set as free-running. It can be used as a watchdog to reset the device when a problem occurs. It is clocked from the main clock. It has an early warning interrupt capability and the counter can be frozen in Debug mode.

### 3.31.7 SysTick timer

This timer is dedicated to real-time operating systems, but could also be used as a standard down counter. It features:

- A 24-bit down counter
- Autoreload capability
- Maskable system interrupt generation when the counter reaches 0
- Programmable clock source.



DS13313 Rev 4 43/257

### 3.32 Real-time clock (RTC), backup SRAM and backup registers

The RTC is an independent BCD timer/counter. It supports the following features:

- Calendar with subsecond, seconds, minutes, hours (12 or 24 format), week day, date, month, year, in BCD (binary-coded decimal) format.
- Automatic correction for 28, 29 (leap year), 30, and 31 days of the month.
- Two programmable alarms.
- On-the-fly correction from 1 to 32767 RTC clock pulses. This can be used to synchronize it with a master clock.
- Reference clock detection: a more precise second source clock (50 or 60 Hz) can be used to enhance the calendar precision.
- Digital calibration circuit with 0.95 ppm resolution, to compensate for quartz crystal inaccuracy.
- Three anti-tamper detection pins with programmable filter.
- Timestamp feature which can be used to save the calendar content. This function can be triggered by an event on the timestamp pin, or by a tamper event, or by a switch to V<sub>BAT</sub> mode.
- 17-bit autoreload wake-up timer (WUT) for periodic events with programmable resolution and period.

The RTC and the 32 backup registers are supplied through a switch that takes power either from the  $V_{DD}$  supply when present or from the  $V_{BAT}$  pin.

The backup registers are 32-bit registers used to store 128 bytes of user application data when VDD power is not present. They are not reset by a system or power reset, or when the device wakes up from Standby mode.

The RTC clock sources can be:

- A 32.768 kHz external crystal (LSE)
- An external resonator or oscillator (LSE)
- The internal low-power RC oscillator (LSI, with typical frequency of 32 kHz)
- The high-speed external clock (HSE) divided by 32.

The RTC is functional in  $V_{BAT}$  mode and in all low-power modes when it is clocked by the LSE. When clocked by the LSI, the RTC is not functional in  $V_{BAT}$  mode, but is functional in all low-power modes.

All RTC events (Alarm, wake-up timer, timestamp or tamper) can generate an interrupt and wake up the device from the low-power modes.

### 3.33 Inter-integrated circuit interface (I2C)

STM32H723xE/G devices embed five I<sup>2</sup>C interfaces.

The I<sup>2</sup>C bus interface handles communications between the microcontroller and the serial I<sup>2</sup>C bus. It controls all I<sup>2</sup>C bus-specific sequencing, protocol, arbitration and timing.

The I2C peripheral supports:

- I<sup>2</sup>C-bus specification and user manual rev. 5 compatibility:
  - Slave and master modes, multimaster capability
  - Standard-mode (Sm), with a bitrate up to 100 kbit/s
  - Fast-mode (Fm), with a bitrate up to 400 kbit/s
  - Fast-mode Plus (Fm+), with a bitrate up to 1 Mbit/s and 20 mA output drive I/Os
  - 7-bit and 10-bit addressing mode, multiple 7-bit slave addresses
  - Programmable setup and hold times
  - Optional clock stretching
- System Management Bus (SMBus) specification rev 2.0 compatibility:
  - Hardware PEC (Packet Error Checking) generation and verification with ACK control
  - Address resolution protocol (ARP) support
  - SMBus alert
- Power system management protocol (PMBus<sup>TM</sup>) specification rev 1.1 compatibility
- Independent clock: a choice of independent clock sources allowing the I2C communication speed to be independent from the PCLK reprogramming.
- Wake up from Stop mode on address match
- Programmable analog and digital noise filters
- 1-byte buffer with DMA capability

# 3.34 Universal synchronous/asynchronous receiver transmitter (USART)

STM32H723xE/G devices have five embedded universal synchronous receiver transmitters (USART1, USART2, USART3, USART6, and USART10) and five universal asynchronous receiver transmitters (UART4, UART5, UART7, UART8, and UART9). Refer to *Table 5: USART features* for a summary of USARTx and UARTx features.

These interfaces provide asynchronous communication, IrDA SIR ENDEC support, multiprocessor communication mode, single-wire half-duplex communication mode and have LIN master/slave capability. They provide hardware management of the CTS and RTS signals, and RS485 Driver Enable. They are able to communicate at speeds of up to 17 Mbit/s.

USART1, USART2, USART3, USART6, and USART10 also provide Smartcard mode (ISO 7816 compliant) and SPI-like communication capability.

The USARTs embed a Transmit FIFO (TXFIFO) and a Receive FIFO (RXFIFO). FIFO mode is enabled by software and is disabled by default.

4

DS13313 Rev 4 45/257

All USART have a clock domain independent from the CPU clock, allowing the USARTx to wake up the MCU from Stop mode. The wake-up from Stop mode is programmable and can be done on:

- Start bit detection
- Any received data frame
- A specific programmed data frame
- Specific TXFIFO/RXFIFO status when FIFO mode is enabled.

All USART interfaces can be served by the DMA controller.

**Table 5. USART features** 

USART modes/features <sup>(1)</sup>	USART1/2/3/6/10	UART4/5/7/8/9
Hardware flow control for modem	X	X
Continuous communication using DMA	Х	Х
Multiprocessor communication	Х	Х
Synchronous mode (master/slave)	Х	-
Smartcard mode	Х	-
Single-wire half-duplex communication	Х	Х
IrDA SIR ENDEC block	Х	Х
LIN mode	Х	Х
Dual clock domain and wake-up from low power mode	Х	Х
Receiver timeout interrupt	Х	Х
Modbus communication	Х	Х
Auto baud rate detection	Х	Х
Driver Enable	Х	Х
USART data length	7, 8 and	d 9 bits
Tx/Rx FIFO	Х	Х
Tx/Rx FIFO size	10	6

<sup>1.</sup> X = supported.

# 3.35 Low-power universal asynchronous receiver transmitter (LPUART)

The device embeds one Low-Power UART (LPUART1). The LPUART supports asynchronous serial communication with minimum power consumption. It supports half duplex single wire communication and modem operations (CTS/RTS). It allows multiprocessor communication.

The LPUARTs embed a Transmit FIFO (TXFIFO) and a Receive FIFO (RXFIFO). FIFO mode is enabled by software and is disabled by default.

The LPUART has a clock domain independent from the CPU clock, and can wake up the system from Stop mode. The wake-up from Stop mode are programmable and can be done on:

- Start bit detection
- Any received data frame
- A specific programmed data frame
- Specific TXFIFO/RXFIFO status when FIFO mode is enabled.

Only a 32.768 kHz clock (LSE) is needed to allow LPUART communication up to 9600 baud. Therefore, even in Stop mode, the LPUART can wait for an incoming frame while having an extremely low energy consumption. Higher speed clock can be used to reach higher baud rates.

LPUART interface can be served by the DMA controller.

# 3.36 Serial peripheral interface (SPI)/inter- integrated sound interfaces (I2S)

The devices feature up to six SPIs (SPI2S1, SPI2S2, SPI2S3, SPI4, SPI5 and SPI2S6) that allow communicating up to 150 Mbits/s in master and slave modes, in half-duplex, full-duplex and simplex modes. The 3-bit prescaler gives eight master mode frequencies and the frame is configurable from 4 to 32 bits for SPI1/I2S1, SPI2/I2S2, SPI3/I2S3, and from 4 to 16 bits for the other peripherals.

All SPI interfaces support NSS pulse mode, TI mode, Hardware CRC calculation, and 16x 8-bit embedded Rx and Tx FIFOs (SPI1/I2S1, SPI2/I2S2, SPI3/I2S3), and 8x 8-bit embedded Rx and Tx FIFOs (SPI4, SPI5, SPI6/I2S6), all with DMA capability.

Four standard I<sup>2</sup>S interfaces (multiplexed with SPI1, SPI2, SPI3 and SPI6) are available. They can be operated in master or slave mode, in half-, full-duplex or simplex communication mode, and can be configured to operate as a 16-/32-bit resolution input or output channel (except SPI2S6 which is limited to 16 bits). Audio sampling frequencies from 8 kHz up to 192 kHz are supported. When either or both of the I<sup>2</sup>S interfaces is/are configured in master mode, the master clock can be output to the external DAC/CODEC at 256 times the sampling frequency. All I<sup>2</sup>S interfaces support 16x 8-bit embedded Rx and Tx FIFOs with DMA capability.

# 3.37 Serial audio interfaces (SAI)

The devices embed two SAIs (SAI1, and SAI4) that allow designing many stereo or mono audio protocols such as I2S, LSB or MSB-justified, PCM/DSP, TDM or AC'97. An SPDIF output is available when the audio block is configured as a transmitter. To bring this level of flexibility and reconfigurability, the SAI contains two independent audio subblocks. Each block has it own clock generator and I/O line controller.

Audio sampling frequencies up to 192 kHz are supported.

In addition, up to six microphones per SAI instance can be supported thanks to an embedded PDM interface, with a maximum of 10 microphones due to pinout constraints. The SAI can work in master or slave configuration. The audio subblocks can be either receiver or transmitter and can work synchronously or asynchronously (with respect to the other one). The SAI can be connected with other SAIs to work synchronously.



DS13313 Rev 4 47/257

### 3.38 SPDIFRX Receiver Interface (SPDIFRX)

The SPDIFRX peripheral is designed to receive an S/PDIF flow compliant with IEC-60958 and IEC-61937. These standards support simple stereo streams up to high sample rate, and compressed multichannel surround sound, such as those defined by Dolby or DTS (up to 5.1).

The main SPDIFRX features are the following:

- Up to four inputs available
- Automatic symbol rate detection
- Maximum symbol rate: 12.288 MHz
- Stereo stream from 32 to 192 kHz supported
- Supports Audio IEC-60958 and IEC-61937, consumer applications
- Parity bit management
- Communication using DMA for audio samples
- Communication using DMA for control and user channel information
- Interrupt capabilities

The SPDIFRX receiver provides all the necessary features to detect the symbol rate, and decode the incoming data stream. The user can select the wanted SPDIF input, and when a valid signal is available, the SPDIFRX resamples the incoming signal, decode the Manchester stream, recognize frames, subframes and blocks elements. It delivers to the CPU decoded data, and associated status flags.

The SPDIFRX also offers a signal named spdif\_frame\_sync, which toggles at the S/PDIF subframe rate that is used to compute the exact sample rate for clock drift algorithms.

## 3.39 Single wire protocol master interface (SWPMI)

The Single wire protocol master interface (SWPMI) is the master interface corresponding to the Contactless Frontend (CLF) defined in the ETSI TS 102 613 technical specification. The main features are:

- full-duplex communication mode
- automatic SWP bus state management (active, suspend, resume)
- configurable bitrate up to 2 Mbit/s
- automatic SOF, EOF and CRC handling

SWPMI can be served by the DMA controller.

### 3.40 Management data input/output (MDIO) slaves

The devices embed an MDIO slave interface it includes the following features:

- 32 MDIO Registers addresses, each of which is managed using separate input and output data registers:
  - 32 x 16-bit firmware read/write, MDIO read-only output data registers
  - 32 x 16-bit firmware read-only, MDIO write-only input data registers
- Configurable slave (port) address
- Independently maskable interrupts/events:
  - MDIO Register write
  - MDIO Register read
  - MDIO protocol error
- Able to operate in and wake up from Stop mode

### 3.41 SD/SDIO/MMC card host interfaces (SDMMC)

Two SDMMC host interfaces are available. They support *MultiMediaCard System*Specification Version 4.51 in three different databus modes: 1 bit (default), 4 bits and 8 bits.

Both interfaces support the *SD memory card specifications version 4.1.* and the *SDIO card specification version 4.0.* in two different databus modes: 1 bit (default) and 4 bits.

Each SDMMC host interface supports only one SD/SDIO/MMC card at any one time and a stack of MMC Version 4.51 or previous.

The SDMMC host interface embeds a dedicated DMA controller allowing high-speed transfers between the interface and the SRAM.

# 3.42 Controller area network (FDCAN1, FDCAN2, FDCAN3)

The controller area network (CAN) subsystem consists of two CAN modules, a shared message RAM memory and a clock calibration unit.

All CAN modules (FDCAN1, FDCAN2, and FDCAN3) are compliant with ISO 11898-1 (CAN protocol specification version 2.0 part A, B) and CAN FD protocol specification version 1.0.

FDCAN1 supports time triggered CAN (TT-FDCAN) specified in ISO 11898-4, including event synchronized time-triggered communication, global system time, and clock drift compensation. The FDCAN1 contains additional registers, specific to the time triggered feature. The CAN FD option can be used together with event-triggered and time-triggered CAN communication.

A 10-Kbyte message RAM memory implements filters, receive FIFOs, receive buffers, transmit event FIFOs, transmit buffers (and triggers for TT-FDCAN). This message RAM is shared between the three modules - FDCAN1 FDCAN2 and FDCAN3.

The common clock calibration unit is optional. It can be used to generate a calibrated clock for FDCAN1, FDCAN2 and FDCAN3 from the HSI internal RC oscillator and the PLL, by evaluating CAN messages received by the FDCAN1.

4

DS13313 Rev 4 49/257

### 3.43 Universal serial bus on-the-go high-speed (OTG\_HS)

The devices embed a USB OTG high-speed (up to 480 Mbit/s) device/host/OTG peripheral that supports both full-speed and high-speed operations. It integrates the transceivers for full-speed operation (12 Mbit/s) and a UTMI low-pin interface (ULPI) for high-speed operation (480 Mbit/s). When using the USB OTG\_HS interface in HS mode, an external PHY device connected to the ULPI is required.

The USB OTG\_HS peripheral is compliant with the USB 2.0 specification and with the OTG 2.0 specification. It features software-configurable endpoint setting and supports suspend/resume. The USB OTG\_HS controller requires a dedicated 48 MHz clock that is generated by a PLL connected to the HSE oscillator.

#### The main features are:

- Combined Rx and Tx FIFO size of 4 Kbytes with dynamic FIFO sizing
- Supports the session request protocol (SRP) and host negotiation protocol (HNP)
- 8 bidirectional endpoints
- 16 host channels with periodic OUT support
- Software configurable to OTG1.3 and OTG2.0 modes of operation
- USB 2.0 LPM (Link Power Management) support
- Battery Charging Specification Revision 1.2 support
- Internal FS OTG PHY support
- External HS or HS OTG operation supporting ULPI in SDR mode The OTG PHY is connected to the microcontroller ULPI port through 12 signals. It can be clocked using the 60 MHz output.
- Internal USB DMA
- HNP/SNP/IP inside (no need for any external resistor)
- For OTG/Host modes, a power switch is needed in case bus-powered devices are connected

# 3.44 Ethernet MAC interface with dedicated DMA controller (ETH)

The devices provide an IEEE-802.3-2002-compliant media access controller (MAC) for ethernet LAN communications through an industry-standard medium-independent interface (MII) or a reduced medium-independent interface (RMII). The microcontroller requires an external physical interface device (PHY) to connect to the physical LAN bus (twisted-pair, fiber, etc.). The PHY is connected to the device MII port using 17 signals for MII or 9 signals for RMII, and can be clocked using the 25 MHz (MII) from the microcontroller.

The devices include the following features:

- Supports 10 and 100 Mbit/s rates
- Dedicated DMA controller allowing high-speed transfers between the dedicated SRAM and the descriptors
- Tagged MAC frame support (VLAN support)
- Half-duplex (CSMA/CD) and full-duplex operation
- MAC control sublayer (control frames) support
- 32-bit CRC generation and removal
- Several address filtering modes for physical and multicast address (multicast and group addresses)
- 32-bit status code for each transmitted or received frame
- Internal FIFOs to buffer transmit and receive frames. The transmit FIFO and the receive FIFO are both 2 Kbytes.
- Supports hardware PTP (precision time protocol) in accordance with IEEE 1588 2008 (PTP V2) with the time stamp comparator connected to the TIM2 input
- Triggers interrupt when system time becomes greater than target time

# 3.45 High-definition multimedia interface (HDMI) - consumer electronics control (CEC)

The devices embed a HDMI-CEC controller that provides hardware support for the Consumer Electronics Control (CEC) protocol (Supplement 1 to the HDMI standard).

This protocol provides high-level control functions between all audiovisual products in an environment. It is specified to operate at low speeds with minimum processing and memory overhead. It has a clock domain independent from the CPU clock, allowing the HDMI-CEC controller to wake up the MCU from Stop mode on data reception.

# 3.46 Debug infrastructure

The devices offer a comprehensive set of debug and trace features to support software development and system integration.

- Breakpoint debugging
- Code execution tracing
- Software instrumentation
- JTAG debug port
- Serial-wire debug port
- Trigger input and output
- Serial-wire trace port
- Trace port
- Arm<sup>®</sup> CoreSight<sup>™</sup> debug and trace components

The debug can be controlled via a JTAG/Serial-wire debug access port, using industry-standard debugging tools. The trace port performs data capture for logging and analysis.



DS13313 Rev 4 51/257

Memory mapping STM32H723xE/G

# 4 Memory mapping

Refer to the product line reference manual for details on the memory mapping as well as the boundary addresses for all peripherals.

# 5 Pinouts, pin descriptions and alternate functions

Figure 4. TFBGA100 pinout

						1100 F				
	1	2	3	4	5	6	7	8	9	10
A	PC14- OSC32_IN	PC13	PE2	PB9	PB7	PB4	PB3	PA15	PA14	PA13
В	PC15- OSC32_OUT	VBAT	PE3	PB8	PB6	PD5	PD2	PC11	PC10	PA12
С	PH0-OSC_IN	VSS	PE4	PE1	PB5	PD6	PD3	PC12	PA9	PA11
D	PH1- OSC_OUT	VDD	PE5	PE0	воото	PD7	PD4	PD0	PA8	PA10
E	NRST	PC2_C	PE6	vss	vss	vss	VCAP	PD1	PC9	PC7
F	PC0	PC1	PC3_C	VDD	VDD	VDD33USB	PDR_ON	VCAP	PC8	PC6
G	VSSA	PA0	PA4	PC4	PB2	PE10	PE14	PD15	PD11	PB15
н	VDDA	PA1	PA5	PC5	PE7	PE11	PE15	PD14	PD10	PB14
J	vss	PA2	PA6	PB0	PE8	PE12	PB10	PB13	PD9	PD13
к	VDD	PA3	PA7	PB1	PE9	PE13	PB11	PB12	PD8	PD12

1. The above figure shows the package top view.

4

DS13313 Rev 4 53/257





Figure 5. LQFP100 pinout

1. The above figure shows the package top view.

#### Figure 6. LQFP144 pinout



1. The above figure shows the package top view.



DS13313 Rev 4

Figure 7. UFBGA144 ballout

1 PC13 PC14- SC32_IN PC15- C32_OUT 0-OSC_IN PH1- SC_OUT NRST	PE3 PE4 VBAT VSS PF3	PE2 PE5 PF0 VDD PF4	4 PE1 PE6 PF1 PF2 PF5	PB9 PB8 BOOT0	6 PB4 PB5 PB6 PB7	7 PB3 PG15 PG14 PG13	PD6 PG12 PG11 PG10	9 PD7 PD5 PD4	PA15 PC11 PC12	PA14 PC10 VDD33USB	12 PA13 PA12 PA11
PC14- SC32_IN  PC15- C32_OUT  0-OSC_IN  PH1- SC_OUT	PE4  VBAT  VSS  PF3	PE5 PF0 VDD	PE6 PF1 PF2	PB9 PB8 BOOT0	PB5	PG15	PG12 PG11	PD5	PC11	PC10	PA12
PC15- C32_OUT  D-OSC_IN  PH1- SC_OUT	VBAT  VSS  PF3	PF0 VDD	PF1	PB8 BOOT0	PB6	PG14	PG11	PD4	PC12		
C32_OUT  0-OSC_IN  PH1- SC_OUT	VSS PF3	VDD	PF2	воото						VDD33USB	PA11
PH1- SC_OUT	PF3				PB7	PG13	PG10	PD3			
SC_OUT		PF4	PF5						PD1	PA10	PA9
NRST	DE7		ı	PDR_ON	vss	vss	PG9	PD2	PD0	PC9	PA8
	PF/	PF6	VDD	VDD	VDD	VDD	VDD	VDD	VDD	PC8	PC7
PF10	PF9	PF8	vss	VDD	VDD	VDD	vss	VCAP	vss	PG8	PC6
PC0	PC1	PC2	PC3	vss	vss	VCAP	PE11	PD11	PG7	PG6	PG5
VSSA	PA0	PA4	PC4	PB2	PG1	PE10	PE12	PD10	PG4	PG3	PG2
VREF-	PA1	PA5	PC5	PF13	PG0	PE9	PE13	PD9	PD13	PD14	PD15
VREF+	PA2	PA6	PB0	PF12	PF15	PE8	PE14	PD8	PD12	PB14	PB15
VDDA	PA3	PA7	PB1	PF11	PF14	PE7	PE15	PB10	PB11	PB12	PB13
VF	REF-	REF- PA1	REF- PA1 PA5  EF+ PA2 PA6	PA1 PA5 PC5  EF+ PA2 PA6 PB0	PA1 PA5 PC5 PF13  EF+ PA2 PA6 PB0 PF12	PA1 PA5 PC5 PF13 PG0  EF+ PA2 PA6 PB0 PF12 PF15	PA1 PA5 PC5 PF13 PG0 PE9  EF+ PA2 PA6 PB0 PF12 PF15 PE8	PA1 PA5 PC5 PF13 PG0 PE9 PE13  EF+ PA2 PA6 PB0 PF12 PF15 PE8 PE14	PA1 PA5 PC5 PF13 PG0 PE9 PE13 PD9  EF+ PA2 PA6 PB0 PF12 PF15 PE8 PE14 PD8	PA1 PA5 PC5 PF13 PG0 PE9 PE13 PD9 PD13  EF+ PA2 PA6 PB0 PF12 PF15 PE8 PE14 PD8 PD12	REF- PA1 PA5 PC5 PF13 PG0 PE9 PE13 PD9 PD13 PD14  EF+ PA2 PA6 PB0 PF12 PF15 PE8 PE14 PD8 PD12 PB14

Table 6. Legend/abbreviations used in the pinout table

Name	Abbreviation	Definition				
Pin name		ecified in brackets below the pin name, the pin function during same as the actual pin name				
	S	Supply pin				
Pin typo	I	Input only pin				
Pin type	I/O	Input / output pin				
	ANA	Analog-only Input				
	FT	5 V tolerant I/O				
	TT	3.3 V tolerant I/O				
	В	Dedicated BOOT0 pin				
	RST Bidirectional reset pin with embedded weak pull-up resist					
I/O structure	Option for TT and FT I/Os					
	_f	I2C FM+ option				
	_a	analog option (supplied by V <sub>DDA</sub> )				
	_u	USB option (supplied by V <sub>DD33USB</sub> )				
	_h	High-speed low-voltage I/O				
Notes	ecified by a note, all I/Os are set as floating inputs during and					

<sup>1.</sup> The above figure shows the package top view.

Table 6. Legend/abbreviations used in the pinout table (continued)

Nan	ne	Abbreviation	Definition
Din functions	Alternate functions	Functions selected th	rough GPIOx_AFR registers
Pin functions	Additional functions	Functions directly sel	ected/enabled through peripheral registers

Table 7. STM32H723 pin and ball descriptions

	Pin nu	ımber							
TFBGA100	LQFP100	LQFP144	UFBGA144	Pin name (function after reset)	Pin type	I/O structure	Notes	Alternate functions	Additional functions
А3	1	1	A3	PE2	I/O	FT_h	-	TRACECLK, SAI1_CK1, USART10_RX, SPI4_SCK, SAI1_MCLK_A, SAI4_MCLK_A, OCTOSPIM_P1_IO2, SAI4_CK1, ETH_MII_TXD3, FMC_A23, EVENTOUT	-
В3	2	2	A2	PE3	I/O	FT_h	-	TRACED0, TIM15_BKIN, SAI1_SD_B, SAI4_SD_B, USART10_TX, FMC_A19, EVENTOUT	-
C3	3	3	B2	PE4	I/O	FT_h	-	TRACED1, SAI1_D2, DFSDM1_DATIN3, TIM15_CH1N, SPI4_NSS, SAI1_FS_A, SAI4_FS_A, SAI4_D2, FMC_A20, DCMI_D4/PSSI_D4, LCD_B0, EVENTOUT	-
D3	4	4	В3	PE5	I/O	FT_h	_	TRACED2, SAI1_CK2, DFSDM1_CKIN3, TIM15_CH1, SPI4_MISO, SAI1_SCK_A, SAI4_SCK_A, SAI4_CK2, FMC_A21, DCMI_D6/PSSI_D6, LCD_G0, EVENTOUT	-
E3	5	5	B4	PE6	I/O	FT_h	ı	TRACED3, TIM1_BKIN2, SAI1_D1, TIM15_CH2, SPI4_MOSI, SAI1_SD_A, SAI4_SD_A, SAI4_D1, SAI4_MCLK_B, TIM1_BKIN2_COMP12, FMC_A22, DCMI_D7/PSSI_D7, LCD_G1, EVENTOUT	-
B2	6	6	C2	VBAT	S	-	-	-	-
A2	7	7	A1	PC13	I/O	FT	-	EVENTOUT	RTC_TAMP1/ RTC_TS, WKUP4
A1	8	8	B1	PC14-OSC32_IN	I/O	FT	-	EVENTOUT	OSC32_IN
B1	9	9	C1	PC15-OSC32_OUT	I/O	FT	-	EVENTOUT	OSC32_OUT



Table 7. STM32H723 pin and ball descriptions (continued)

	Pin nı	umber			6			descriptions (continued)	
TFBGA100	LQFP100	LQFP144	UFBGA144	Pin name (function after reset)	Pin type	I/O structure	Notes	Alternate functions	Additional functions
-	-	10	C3	PF0	I/O	FT_fh	-	I2C2_SDA(boot), I2C5_SDA, OCTOSPIM_P2_IO0, FMC_A0, TIM23_CH1, EVENTOUT	-
-	-	11	C4	PF1	I/O	FT_fh	-	I2C2_SCL(boot), I2C5_SCL, OCTOSPIM_P2_IO1, FMC_A1, TIM23_CH2, EVENTOUT	-
-	-	12	D4	PF2	I/O	FT_h	-	I2C2_SMBA, I2C5_SMBA, OCTOSPIM_P2_IO2, FMC_A2, TIM23_CH3, EVENTOUT	-
-	-	13	E2	PF3	I/O	FT_ha	-	OCTOSPIM_P2_IO3, FMC_A3, TIM23_CH4, EVENTOUT	ADC3_INP5
-	-	14	E3	PF4	I/O	FT_ha	-	OCTOSPIM_P2_CLK, FMC_A4, EVENTOUT	ADC3_INN5, ADC3_INP9
-	-	15	E4	PF5	I/O	FT_ha	-	OCTOSPIM_P2_NCLK, FMC_A5, EVENTOUT	ADC3_INP4
-	10	16	-	VSS	S	-	-	-	-
-	11	17	-	VDD	S	-	-	-	-
-	-	18	F3	PF6	I/O	FT_ha	-	TIM16_CH1, FDCAN3_RX, SPI5_NSS, SAI1_SD_B, UART7_RX, SAI4_SD_B, OCTOSPIM_P1_IO3, TIM23_CH1, EVENTOUT	ADC3_INN4, ADC3_INP8
-	-	19	F2	PF7	I/O	FT_ha	-	TIM17_CH1, FDCAN3_TX, SPI5_SCK, SAI1_MCLK_B, UART7_TX, SAI4_MCLK_B, OCTOSPIM_P1_IO2, TIM23_CH2, EVENTOUT	ADC3_INP3
1	1	20	G3	PF8	I/O	FT_ha	-	TIM16_CH1N, SPI5_MISO, SAI1_SCK_B, UART7_RTS/UART7_DE, SAI4_SCK_B, TIM13_CH1, OCTOSPIM_P1_IO0, TIM23_CH3, EVENTOUT	ADC3_INN3, ADC3_INP7
-	-	21	G2	PF9	I/O	FT_ha	-	TIM17_CH1N, SPI5_MOSI, SAI1_FS_B, UART7_CTS, SAI4_FS_B, TIM14_CH1, OCTOSPIM_P1_IO1, TIM23_CH4, EVENTOUT	ADC3_INP2
-	-	22	G1	PF10	I/O	FT_ha	-	TIM16_BKIN, SAI1_D3, PSSI_D15, OCTOSPIM_P1_CLK, SAI4_D3, DCMI_D11/PSSI_D11, LCD_DE, EVENTOUT	ADC3_INN2, ADC3_INP6
C1	12	23	D1	PH0-OSC_IN	I/O	FT	-	EVENTOUT	OSC_IN

Table 7. STM32H723 pin and ball descriptions (continued)

	Pin nu	ımber						descriptions (continued)	
TFBGA100	LQFP100	LQFP144	UFBGA144	Pin name (function after reset)	Pin type	I/O structure	Notes	Alternate functions	Additional functions
D1	13	24	E1	PH1-OSC_OUT	I/O	FT	-	EVENTOUT	OSC_OUT
E1	14	25	F1	NRST	I/O	RST	1	-	-
F1	15	26	H1	PC0	I/O	FT_ha	1	FMC_D12/FMC_AD12, DFSDM1_CKIN0, DFSDM1_DATIN4, SAI4_FS_B, FMC_A25, OTG_HS_ULPI_STP, LCD_G2, FMC_SDNWE, LCD_R5, EVENTOUT	ADC123_INP10
F2	16	27	H2	PC1	I/O	FT_ha	1	TRACEDO, SAI4_D1, SAI1_D1, DFSDM1_DATINO, DFSDM1_CKIN4, SPI2_MOSI/I2S2_SDO, SAI1_SD_A, SAI4_SD_A, SDMMC2_CK, OCTOSPIM_P1_IO4, ETH_MDC, MDIOS_MDC, LCD_G5, EVENTOUT	ADC123_INN10, ADC123_INP11, RTC_TAMP3, WKUP6
-	1	1	Н3	PC2	I/O	FT_a	1	PWR_DEEPSLEEP, DFSDM1_CKIN1, OCTOSPIM_P1_IO5, SPI2_MISO/I2S2_SDI, DFSDM1_CKOUT, OCTOSPIM_P1_IO2, OTG_HS_ULPI_DIR, ETH_MII_TXD2, FMC_SDNE0, EVENTOUT	ADC123_INN11, ADC123_INP12
E2 (1)	17 (1)	28 (1)	1	PC2_C <sup>(2)</sup>	AN A	TT_a	1	-	ADC3_INN1, ADC3_INP0
-	1	1	H4	PC3	I/O	FT_a	1	PWR_SLEEP, DFSDM1_DATIN1, OCTOSPIM_P1_IO6, SPI2_MOSI/I2S2_SDO, OCTOSPIM_P1_IO0, OTG_HS_ULPI_NXT, ETH_MII_TX_CLK, FMC_SDCKE0, EVENTOUT	ADC12_INN12, ADC12_INP13
F3 (1)	18 (1)	29 (1)	-	PC3_C <sup>(2)</sup>	AN A	TT_a	-	-	ADC3_INP1
-	-	30	-	VDD	S	-	-	-	-
G1	19	31	J1	VSSA	S	-	-	-	-
-	-	-	K1	VREF-	S	-	-	-	-
-	20	32	L1	VREF+	S	-	-	-	-
H1	21	33	M1	VDDA	S	1	-	-	-



Table 7. STM32H723 pin and ball descriptions (continued)

	Pin nı	umber		14510 71 0111102111		l and	Jui	descriptions (continued)	
TFBGA100	LQFP100	LQFP144	UFBGA144	Pin name (function after reset)	Pin type	I/O structure	Notes	Alternate functions	Additional functions
G2	22	34	J2	PA0	I/O	FT_ha	-	TIM2_CH1/TIM2_ETR, TIM5_CH1, TIM8_ETR, TIM15_BKIN, SPI6_NSS/I2S6_WS, USART2_CTS/USART2_NSS, UART4_TX, SDMMC2_CMD, SAI4_SD_B, ETH_MII_CRS, FMC_A19, EVENTOUT	ADC1_INP16, WKUP1
H2	23	35	K2	PA1	I/O	FT_ha	-	TIM2_CH2, TIM5_CH2, LPTIM3_OUT,	ADC1_INN16, ADC1_INP17
J2	24	36	L2	PA2	I/O	FT_ha	-	TIM2_CH3, TIM5_CH3, LPTIM4_OUT, TIM15_CH1, OCTOSPIM_P1_IO0, USART2_TX(boot), SAI4_SCK_B, ETH_MDIO, MDIOS_MDIO, LCD_R1, EVENTOUT	ADC12_INP14, WKUP2
K2	25	37	M2	PA3	I/O	FT_ha	1	TIM2_CH4, TIM5_CH4, LPTIM5_OUT,     TIM15_CH2, I2S6_MCK,     OCTOSPIM_P1_IO2,     USART2_RX(boot), LCD_B2,     OTG_HS_ULPI_D0, ETH_MII_COL,     OCTOSPIM_P1_CLK, LCD_B5,     EVENTOUT	ADC12_INP15
-	26	38	-	VSS	S	-	-	-	-
-	27	39	-	VDD	S	-	-	-	-
G3	28	40	J3	PA4	I/O	TT_ha	-	D1PWREN, TIM5_ETR, SPI1_NSS(boot)/I2S1_WS, SPI3_NSS/I2S3_WS, USART2_CK, SPI6_NSS/I2S6_WS, FMC_D8/FMC_AD8, DCMI_HSYNC/PSSI_DE, LCD_VSYNC, EVENTOUT	ADC12_INP18, DAC1_OUT1
НЗ	29	41	K3	PA5	I/O	TT_ha	-	D2PWREN, TIM2_CH1/TIM2_ETR, TIM8_CH1N, SPI1_SCK(boot)/I2S1_CK, SPI6_SCK/I2S6_CK, OTG_HS_ULPI_CK, FMC_D9/FMC_AD9, PSSI_D14, LCD_R4, EVENTOUT	ADC12_INN18, ADC12_INP19, DAC1_OUT2



Table 7. STM32H723 pin and ball descriptions (continued)

	Pin nu	umber						descriptions (continued)	
TFBGA100	LQFP100	LQFP144	UFBGA144	Pin name (function after reset)	Pin type	I/O structure	Notes	Alternate functions	Additional functions
J3	30	42	L3	PA6	I/O	FT_ha	-	TIM1_BKIN, TIM3_CH1, TIM8_BKIN, SPI1_MISO(boot)/I2S1_SDI, OCTOSPIM_P1_IO3, SPI6_MISO/I2S6_SDI, TIM13_CH1, TIM8_BKIN_COMP12, MDIOS_MDC, TIM1_BKIN_COMP12, DCMI_PIXCLK/PSSI_PDCK, LCD_G2, EVENTOUT	ADC12_INP3
K3	31	43	М3	PA7	I/O	TT_ha	-	TIM1_CH1N, TIM3_CH2, TIM8_CH1N,     SPI1_MOSI(boot)/I2S1_SDO,     SPI6_MOSI/I2S6_SDO, TIM14_CH1,     OCTOSPIM_P1_IO2,     ETH_MII_RX_DV/ETH_RMII_CRS_DV,     FMC_SDNWE, LCD_VSYNC,     EVENTOUT	ADC12_INN3, ADC12_INP7, OPAMP1_VINM
G4	32	44	J4	PC4	I/O	TT_ha	-	PWR_DEEPSLEEP, FMC_A22, DFSDM1_CKIN2, I2S1_MCK, SPDIFRX1_IN3, SDMMC2_CKIN, ETH_MII_RXD0/ETH_RMII_RXD0, FMC_SDNE0, LCD_R7, EVENTOUT	ADC12_INP4, OPAMP1_VOUT, COMP1_INM
H4	33	45	K4	PC5	I/O	TT_ha	ı	PWR_SLEEP, SAI4_D3, SAI1_D3, DFSDM1_DATIN2, PSSI_D15, SPDIFRX1_IN4, OCTOSPIM_P1_DQS, ETH_MII_RXD1/ETH_RMII_RXD1, FMC_SDCKE0, COMP1_OUT, LCD_DE, EVENTOUT	ADC12_INN4, ADC12_INP8, OPAMP1_VINM
J4	34	46	L4	PB0	I/O	TT_ha	1	TIM1_CH2N, TIM3_CH3, TIM8_CH2N, OCTOSPIM_P1_IO1, DFSDM1_CKOUT, UART4_CTS, LCD_R3, OTG_HS_ULPI_D1, ETH_MII_RXD2, LCD_G1, EVENTOUT	ADC12_INN5, ADC12_INP9, OPAMP1_VINP, COMP1_INP
K4	35	47	M4	PB1	I/O	FT_ha	-	TIM1_CH3N, TIM3_CH4, TIM8_CH3N, OCTOSPIM_P1_IO0, DFSDM1_DATIN1, LCD_R6, OTG_HS_ULPI_D2, ETH_MII_RXD3, LCD_G0, EVENTOUT	ADC12_INP5, COMP1_INM
G5	36	48	J5	PB2	I/O	FT_ha	-	RTC_OUT, SAI4_D1, SAI1_D1, DFSDM1_CKIN1, SAI1_SD_A, SPI3_MOSI/I2S3_SDO, SAI4_SD_A, OCTOSPIM_P1_CLK, OCTOSPIM_P1_DQS, ETH_TX_ER, TIM23_ETR, EVENTOUT	COMP1_INP



Table 7. STM32H723 pin and ball descriptions (continued)

	Pin nu	ımber	,					descriptions (continued)	
TFBGA100	LQFP100	LQFP144	UFBGA144	Pin name (function after reset)	Pin type	I/O structure	Notes	Alternate functions	Additional functions
-	ı	49	M5	PF11	I/O	FT_ha	1	SPI5_MOSI, OCTOSPIM_P1_NCLK, SAI4_SD_B, FMC_NRAS, DCMI_D12/PSSI_D12, TIM24_CH1, EVENTOUT	ADC1_INP2
-	ı	50	L5	PF12	I/O	FT_ha	ı	OCTOSPIM_P2_DQS, FMC_A6, TIM24_CH2, EVENTOUT	ADC1_INN2, ADC1_INP6
-	ı	51	-	VSS	S	-	ı	1	-
-	ı	52	-	VDD	S	-	ı	1	-
-	ı	53	K5	PF13	I/O	FT_ha	ı	DFSDM1_DATIN6, I2C4_SMBA, FMC_A7, TIM24_CH3, EVENTOUT	ADC2_INP2
-	1	54	M6	PF14	I/O	FT_fha	-	DFSDM1_CKIN6, I2C4_SCL, FMC_A8, TIM24_CH4, EVENTOUT	ADC2_INN2, ADC2_INP6
-	1	55	L6	PF15	I/O	FT_fh	-	I2C4_SDA, FMC_A9, EVENTOUT	-
-	-	56	K6	PG0	I/O	FT_h	-	OCTOSPIM_P2_IO4, UART9_RX, FMC_A10, EVENTOUT	-
-	-	57	J6	PG1	I/O	TT_h	-	OCTOSPIM_P2_IO5, UART9_TX, FMC_A11, EVENTOUT	OPAMP2_VINM
H5	37	58	M7	PE7	I/O	TT_ha	-	TIM1_ETR, DFSDM1_DATIN2, UART7_RX, OCTOSPIM_P1_IO4, FMC_D4/FMC_AD4, EVENTOUT	OPAMP2_VOUT, COMP2_INM
J5	38	59	L7	PE8	I/O	TT_ha	-	TIM1_CH1N, DFSDM1_CKIN2, UART7_TX, OCTOSPIM_P1_IO5, FMC_D5/FMC_AD5, COMP2_OUT, EVENTOUT	OPAMP2_VINM
K5	39	60	K7	PE9	I/O	TT_ha	-	TIM1_CH1, DFSDM1_CKOUT, UART7_RTS/UART7_DE, OCTOSPIM_P1_IO6, FMC_D6/FMC_AD6, EVENTOUT	OPAMP2_VINP, COMP2_INP
-	-	61	-	VSS	S	-	-	-	-
-	1	62	-	VDD	S	-	-	-	-
G6	40	63	J7	PE10	I/O	FT_ha	-	TIM1_CH2N, DFSDM1_DATIN4, UART7_CTS, OCTOSPIM_P1_IO7, FMC_D7/FMC_AD7, EVENTOUT	COMP2_INM
H6	41	64	Н8	PE11	I/O	FT_ha	-	TIM1_CH2, DFSDM1_CKIN4, SPI4_NSS(boot), SAI4_SD_B, OCTOSPIM_P1_NCS, FMC_D8/FMC_AD8, LCD_G3, EVENTOUT	COMP2_INP

Table 7. STM32H723 pin and ball descriptions (continued)

	Pin nu	ımber	•					descriptions (continued)	
TFBGA100	LQFP100	LQFP144	UFBGA144	Pin name (function after reset)	Pin type	I/O structure	Notes	Alternate functions	Additional functions
J6	42	65	J8	PE12	I/O	FT_h	-	TIM1_CH3N, DFSDM1_DATIN5, SPI4_SCK(boot), SAI4_SCK_B, FMC_D9/FMC_AD9, COMP1_OUT, LCD_B4, EVENTOUT	-
K6	43	66	K8	PE13	I/O	FT_h	-	TIM1_CH3, DFSDM1_CKIN5, SPI4_MISO(boot), SAI4_FS_B, FMC_D10/FMC_AD10, COMP2_OUT, LCD_DE, EVENTOUT	-
G7	44	67	L8	PE14	I/O	FT_h	-	TIM1_CH4, SPI4_MOSI(boot), SAI4_MCLK_B, FMC_D11/FMC_AD11, LCD_CLK, EVENTOUT	-
H7	45	68	M8	PE15	I/O	FT_h	-	TIM1_BKIN, USART10_CK, FMC_D12/FMC_AD12, TIM1_BKIN_COMP12, LCD_R7, EVENTOUT	-
J7	46	69	M9	PB10	I/O	FT_fh	-	TIM2_CH3, LPTIM2_IN1, I2C2_SCL, SPI2_SCK/I2S2_CK, DFSDM1_DATIN7, USART3_TX(boot), OCTOSPIM_P1_NCS, OTG_HS_ULPI_D3, ETH_MII_RX_ER, LCD_G4, EVENTOUT	-
K7	47	70	M10	PB11	I/O	FT_f	-	TIM2_CH4, LPTIM2_ETR, I2C2_SDA, DFSDM1_CKIN7, USART3_RX(boot), OTG_HS_ULPI_D4, ETH_MII_TX_EN/ETH_RMII_TX_EN, LCD_G5, EVENTOUT	-
F8	48	71	H7	VCAP	S	-	-	-	-
-	49	-	-	VSS	S	-	-	-	-
-	50	72	-	VDD	S	-	-	-	-
K8	51	73	M11	PB12	I/O	FT_h	-	TIM1_BKIN, OCTOSPIM_P1_NCLK, I2C2_SMBA, SPI2_NSS/I2S2_WS, DFSDM1_DATIN1, USART3_CK, FDCAN2_RX, OTG_HS_ULPI_D5, ETH_MII_TXD0/ETH_RMII_TXD0, OCTOSPIM_P1_IO0, TIM1_BKIN_COMP12, UART5_RX, EVENTOUT	-



Table 7. STM32H723 pin and ball descriptions (continued)

	Pin nı	umber		145.611.6111.62111	,			descriptions (continued)	
TFBGA100	LQFP100	LQFP144	UFBGA144	Pin name (function after reset)	Pin type	I/O structure	Notes	Alternate functions	Additional functions
J8	52	74	M12	PB13	I/O	FT_h	1	TIM1_CH1N, LPTIM2_OUT, OCTOSPIM_P1_IO2, SPI2_SCK/I2S2_CK, DFSDM1_CKIN1, USART3_CTS/USART3_NSS, FDCAN2_TX, OTG_HS_ULPI_D6, ETH_MII_TXD1/ETH_RMII_TXD1, SDMMC1_D0, DCMI_D2/PSSI_D2, UART5_TX, EVENTOUT	-
H10	53	75	L11	PB14	I/O	FT_h	1	TIM1_CH2N, TIM12_CH1, TIM8_CH2N, USART1_TX, SPI2_MISO/I2S2_SDI, DFSDM1_DATIN2, USART3_RTS/USART3_DE, UART4_RTS/UART4_DE, SDMMC2_D0, FMC_D10/FMC_AD10, LCD_CLK, EVENTOUT	-
G10	54	76	L12	PB15	I/O	FT_h	-	RTC_REFIN, TIM1_CH3N, TIM12_CH2, TIM8_CH3N, USART1_RX, SPI2_MOSI/I2S2_SDO, DFSDM1_CKIN2, UART4_CTS, SDMMC2_D1, FMC_D11/FMC_AD11, LCD_G7, EVENTOUT	-
K9	55	77	L9	PD8	I/O	FT_h	-	DFSDM1_CKIN3, USART3_TX(boot), SPDIFRX1_IN2, FMC_D13/FMC_AD13, EVENTOUT	-
J9	56	78	K9	PD9	I/O	FT_h	-	DFSDM1_DATIN3, USART3_RX(boot), FMC_D14/FMC_AD14, EVENTOUT	-
H9	57	79	J9	PD10	I/O	FT_h	-	DFSDM1_CKOUT, USART3_CK, FMC_D15/FMC_AD15, LCD_B3, EVENTOUT	-
G9	58	80	Н9	PD11	I/O	FT_h	-	LPTIM2_IN2, I2C4_SMBA, USART3_CTS/USART3_NSS, OCTOSPIM_P1_IO0, SAI4_SD_A, FMC_A16/FMC_CLE, EVENTOUT	-
K10	59	81	L10	PD12	I/O	FT_fh	-	LPTIM1_IN1, TIM4_CH1, LPTIM2_IN1, I2C4_SCL, FDCAN3_RX, USART3_RTS/USART3_DE, OCTOSPIM_P1_IO1, SAI4_FS_A, FMC_A17/FMC_ALE, DCMI_D12/PSSI_D12, EVENTOUT	-

Table 7. STM32H723 pin and ball descriptions (continued)

	Pin nu	umber	•					descriptions (continued)	
TFBGA100	LQFP100	LQFP144	UFBGA144	Pin name (function after reset)	Pin type	I/O structure	Notes	Alternate functions	Additional functions
J10	60	82	K10	PD13	I/O	FT_fh	-	LPTIM1_OUT, TIM4_CH2, I2C4_SDA, FDCAN3_TX, OCTOSPIM_P1_IO3, SAI4_SCK_A, UART9_RTS/UART9_DE, FMC_A18, DCMI_D13/PSSI_D13, EVENTOUT	-
-	ı	83	-	VSS	S	-	-	-	-
-	-	84	-	VDD	S	-	-	-	-
H8	61	85	K11	PD14	I/O	FT_h	-	TIM4_CH3, UART8_CTS, UART9_RX, FMC_D0/FMC_AD0, EVENTOUT	-
G8	62	86	K12	PD15	I/O	FT_h	-	TIM4_CH4, UART8_RTS/UART8_DE, UART9_TX, FMC_D1/FMC_AD1, EVENTOUT	-
-	-	87	J12	PG2	I/O	FT_h	-	TIM8_BKIN, TIM8_BKIN_COMP12, FMC_A12, TIM24_ETR, EVENTOUT	-
-	-	88	J11	PG3	I/O	FT_h	-	TIM8_BKIN2, TIM8_BKIN2_COMP12, FMC_A13, TIM23_ETR, EVENTOUT	-
-	-	89	J10	PG4	I/O	FT_h	-	TIM1_BKIN2, TIM1_BKIN2_COMP12, FMC_A14/FMC_BA0, EVENTOUT	-
-	-	90	H12	PG5	I/O	FT_h	-	TIM1_ETR, FMC_A15/FMC_BA1, EVENTOUT	-
-	-	91	H11	PG6	I/O	FT_h	-	TIM17_BKIN, OCTOSPIM_P1_NCS, FMC_NE3, DCMI_D12/PSSI_D12, LCD_R7, EVENTOUT	-
-	-	92	H10	PG7	I/O	FT_h	-	SAI1_MCLK_A, USART6_CK, OCTOSPIM_P2_DQS, FMC_INT, DCMI_D13/PSSI_D13, LCD_CLK, EVENTOUT	-
-	-	93	G11	PG8	I/O	FT_h	-	TIM8_ETR, SPI6_NSS/I2S6_WS, USART6_RTS/USART6_DE, SPDIFRX1_IN3, ETH_PPS_OUT, FMC_SDCLK, LCD_G7, EVENTOUT	-
-	-	94	-	VSS	S	-	-	-	-
F6	-	95	C11	VDD33USB	S	-	-	-	-
F10	63	96	G12	PC6	I/O	FT_h	-	TIM3_CH1, TIM8_CH1, DFSDM1_CKIN3, I2S2_MCK, USART6_TX, SDMMC1_D0DIR, FMC_NWAIT, SDMMC2_D6, SDMMC1_D6, DCMI_D0/PSSI_D0, LCD_HSYNC, EVENTOUT	SWPMI_IO



Table 7. STM32H723 pin and ball descriptions (continued)

	Pin nu	umber		145.611.6111.62111				descriptions (continued)	
TFBGA100	LQFP100	LQFP144	UFBGA144	Pin name (function after reset)	Pin type	I/O structure	Notes	Alternate functions	Additional functions
E10	64	97	F12	PC7	I/O	FT_h	1	DBTRGIO, TIM3_CH2, TIM8_CH2, DFSDM1_DATIN3, I2S3_MCK, USART6_RX, SDMMC1_D123DIR, FMC_NE1, SDMMC2_D7, SWPMI_TX, SDMMC1_D7, DCMI_D1/PSSI_D1, LCD_G6, EVENTOUT	-
F9	65	98	F11	PC8	I/O	FT_h	1	TRACED1, TIM3_CH3, TIM8_CH3, USART6_CK, UART5_RTS/UART5_DE, FMC_NE2/FMC_NCE, FMC_INT, SWPMI_RX, SDMMC1_D0, DCMI_D2/PSSI_D2, EVENTOUT	-
E9	66	99	E11	PC9	I/O	FT_fh	-	MCO2, TIM3_CH4, TIM8_CH4, I2C3_SDA(boot), I2S_CKIN, I2C5_SDA, UART5_CTS, OCTOSPIM_P1_IO0, LCD_G3, SWPMI_SUSPEND, SDMMC1_D1, DCMI_D3/PSSI_D3, LCD_B2, EVENTOUT	-
D9	67	100	E12	PA8	I/O	FT_fh	1	MCO1, TIM1_CH1, TIM8_BKIN2, I2C3_SCL(boot), I2C5_SCL, USART1_CK, OTG_HS_SOF, UART7_RX, TIM8_BKIN2_COMP12, LCD_B3, LCD_R6, EVENTOUT	-
C9	68	101	D12	PA9	I/O	FT_u	-	TIM1_CH2, LPUART1_TX, I2C3_SMBA, SPI2_SCK/I2S2_CK, I2C5_SMBA, USART1_TX(boot), ETH_TX_ER, DCMI_D0/PSSI_D0, LCD_R5, EVENTOUT	OTG_HS_VBUS
D10	69	102	D11	PA10	I/O	FT_u	1	TIM1_CH3, LPUART1_RX, USART1_RX(boot), OTG_HS_ID, MDIOS_MDIO, LCD_B4, DCMI_D1/PSSI_D1, LCD_B1, EVENTOUT	-
C10	70	103	C12	PA11	I/O	FT_u	1	TIM1_CH4, LPUART1_CTS, SPI2_NSS/I2S2_WS, UART4_RX, USART1_CTS/USART1_NSS, FDCAN1_RX, LCD_R4, EVENTOUT	OTG_HS_DM (boot)
B10	71	104	B12	PA12	I/O	FT_u	-	TIM1_ETR, LPUART1_RTS/LPUART1_DE, SPI2_SCK/I2S2_CK, UART4_TX, USART1_RTS/USART1_DE, SAI4_FS_B, FDCAN1_TX, TIM1_BKIN2, LCD_R5, EVENTOUT	OTG_HS_DP (boot)

Table 7. STM32H723 pin and ball descriptions (continued)

	Pin nı	ımber						decempations (commuted)	
TFBGA100	LQFP100	LQFP144	UFBGA144	Pin name (function after reset)	Pin type	I/O structure	Notes	Alternate functions	Additional functions
A10	72	105	A12	PA13(JTMS/SWDIO)	I/O	FT	-	JTMS/SWDIO, EVENTOUT	-
E7	73	106	G9	VCAP	S	-	-	-	-
-	74	107	1	VSS	S	-	1	-	-
-	75	108	-	VDD	S	-	-	-	-
A9	76	109	A11	PA14(JTCK/SWCLK)	I/O	FT	-	JTCK/SWCLK, EVENTOUT	-
A8	77	110	A10	PA15(JTDI)	I/O	FT	1	JTDI, TIM2_CH1/TIM2_ETR, CEC, SPI1_NSS/I2S1_WS, SPI3_NSS(boot)/I2S3_WS, SPI6_NSS/I2S6_WS, UART4_RTS/UART4_DE, LCD_R3, UART7_TX, LCD_B6, EVENTOUT	-
В9	78	111	B11	PC10	I/O	FT_fh	1	DFSDM1_CKIN5, I2C5_SDA, SPI3_SCK(boot)/I2S3_CK, USART3_TX, UART4_TX, OCTOSPIM_P1_IO1, LCD_B1, SWPMI_RX, SDMMC1_D2, DCMI_D8/PSSI_D8, LCD_R2, EVENTOUT	-
В8	79	112	B10	PC11	I/O	FT_fh	1	DFSDM1_DATIN5, I2C5_SCL, SPI3_MISO(boot)/I2S3_SDI, USART3_RX, UART4_RX, OCTOSPIM_P1_NCS, SDMMC1_D3, DCMI_D4/PSSI_D4, LCD_B4, EVENTOUT	-
C8	80	113	C10	PC12	I/O	FT_h	-	TRACED3, FMC_D6/FMC_AD6, TIM15_CH1, I2C5_SMBA, SPI6_SCK/I2S6_CK, SPI3_MOSI(boot)/I2S3_SDO, USART3_CK, UART5_TX, SDMMC1_CK, DCMI_D9/PSSI_D9, LCD_R6, EVENTOUT	-
D8	81	114	E10	PD0	I/O	FT_h	-	DFSDM1_CKIN6, UART4_RX, FDCAN1_RX(boot), UART9_CTS, FMC_D2/FMC_AD2, LCD_B1, EVENTOUT	-
E8	82	115	D10	PD1	I/O	FT_h	-	DFSDM1_DATIN6, UART4_TX, FDCAN1_TX(boot), FMC_D3/FMC_AD3, EVENTOUT	-



Table 7. STM32H723 pin and ball descriptions (continued)

				18516 1. 31 W32F11	723 pin and ball descriptions (continued)						
TFBGA100	LQFP100 ud	LQFP144	UFBGA144	Pin name (function after reset)	Pin type	I/O structure	Notes	Alternate functions	Additional functions		
В7	83	116	E9	PD2	I/O	FT_h	-	TRACED2, FMC_D7/FMC_AD7, TIM3_ETR, TIM15_BKIN, UART5_RX, LCD_B7, SDMMC1_CMD, DCMI_D11/PSSI_D11, LCD_B2, EVENTOUT	-		
C7	84	117	D9	PD3	I/O	FT_h	1	DFSDM1_CKOUT, SPI2_SCK/I2S2_CK, USART2_CTS/USART2_NSS, FMC_CLK, DCMI_D5/PSSI_D5, LCD_G7, EVENTOUT	-		
D7	85	118	C9	PD4	I/O	FT_h	-	USART2_RTS/USART2_DE, OCTOSPIM_P1_IO4, FMC_NOE, EVENTOUT	-		
В6	86	119	B9	PD5	I/O	FT_h	-	USART2_TX, OCTOSPIM_P1_IO5, FMC_NWE, EVENTOUT	-		
-	-	120	-	VSS	S	-	-	-	-		
-	-	121	-	VDD	S	-	-	-	-		
C6	87	122	A8	PD6	I/O	FT_h	-	SAI4_D1, SAI1_D1, DFSDM1_CKIN4, DFSDM1_DATIN1, SPI3_MOSI/I2S3_SDO, SAI1_SD_A, USART2_RX, SAI4_SD_A, OCTOSPIM_P1_IO6, SDMMC2_CK, FMC_NWAIT, DCMI_D10/PSSI_D10, LCD_B2, EVENTOUT	-		
D6	88	123	A9	PD7	I/O	FT_h	-	DFSDM1_DATIN4, SPI1_MOSI/I2S1_SDO, DFSDM1_CKIN1, USART2_CK, SPDIFRX1_IN1, OCTOSPIM_P1_IO7, SDMMC2_CMD, FMC_NE1, EVENTOUT	-		
-	-	124	E8	PG9	I/O	FT_h	-	FDCAN3_TX, SPI1_MISO/I2S1_SDI, USART6_RX, SPDIFRX1_IN4, OCTOSPIM_P1_IO6, SAI4_FS_B, SDMMC2_D0, FMC_NE2/FMC_NCE, DCMI_VSYNC/PSSI_RDY, EVENTOUT	-		
-	-	125	D8	PG10	I/O	FT_h	-	FDCAN3_RX, OCTOSPIM_P2_IO6, SPI1_NSS/I2S1_WS, LCD_G3, SAI4_SD_B, SDMMC2_D1, FMC_NE3, DCMI_D2/PSSI_D2, LCD_B2, EVENTOUT	-		

Table 7. STM32H723 pin and ball descriptions (continued)

	Pin nu	umber						descriptions (continued)	
TFBGA100	LQFP100	LQFP144	UFBGA144	Pin name (function after reset)	Pin type	I/O structure	Notes	Alternate functions	Additional functions
-	-	126	C8	PG11	I/O	FT_h	-	LPTIM1_IN2, USART10_RX, SPI1_SCK/I2S1_CK, SPDIFRX1_IN1, OCTOSPIM_P2_IO7, SDMMC2_D2, ETH_MII_TX_EN/ETH_RMII_TX_EN, DCMI_D3/PSSI_D3, LCD_B3, EVENTOUT	-
-	-	127	В8	PG12	I/O	FT_h	-	LPTIM1_IN1, OCTOSPIM_P2_NCS, USART10_TX, SPI6_MISO/I2S6_SDI, USART6_RTS/USART6_DE, SPDIFRX1_IN2, LCD_B4, SDMMC2_D3, ETH_MII_TXD1/ETH_RMII_TXD1, FMC_NE4, TIM23_CH1, LCD_B1, EVENTOUT	-
1	-	128	D7	PG13	I/O	FT_h	-	TRACEDO, LPTIM1_OUT, USART10_CTS/USART10_NSS, SPI6_SCK/I2S6_CK, USART6_CTS/USART6_NSS, SDMMC2_D6, ETH_MII_TXD0/ETH_RMII_TXD0, FMC_A24, TIM23_CH2, LCD_R0, EVENTOUT	-
-	-	129	C7	PG14	I/O	FT_h	-	TRACED1, LPTIM1_ETR, USART10_RTS/USART10_DE, SPI6_MOSI/I2S6_SDO, USART6_TX, OCTOSPIM_P1_IO7, SDMMC2_D7, ETH_MII_TXD1/ETH_RMII_TXD1, FMC_A25, TIM23_CH3, LCD_B0, EVENTOUT	-
-	-	130	-	VSS	S	-	-	-	-
-	-	131	-	VDD	S	-	-	-	-
-	-	132	В7	PG15	I/O	FT_h	-	USART6_CTS/USART6_NSS, OCTOSPIM_P2_DQS, USART10_CK, FMC_NCAS, DCMI_D13/PSSI_D13, EVENTOUT	-
A7	89	133	A7	PB3 (JTDO/TRACESWO)	I/O	FT_h	-	JTDO/TRACESWO, TIM2_CH2, SPI1_SCK/I2S1_CK, SPI3_SCK/I2S3_CK, SPI6_SCK/I2S6_CK, SDMMC2_D2, CRS_SYNC, UART7_RX, TIM24_ETR, EVENTOUT	-



69/257

Table 7. STM32H723 pin and ball descriptions (continued)

	Pin nı	umber						descriptions (continued)	
TFBGA100	LQFP100	LQFP144	UFBGA144	Pin name (function after reset)	Pin type	I/O structure	Notes	Alternate functions	Additional functions
A6	90	134	A6	PB4(NJTRST)	I/O	FT_h	1	NJTRST, TIM16_BKIN, TIM3_CH1, SPI1_MISO/I2S1_SDI, SPI3_MISO/I2S3_SDI, SPI2_NSS/I2S2_WS, SPI6_MISO/I2S6_SDI, SDMMC2_D3, UART7_TX, EVENTOUT	-
C5	91	135	В6	PB5	I/O	FT_h	-	TIM17_BKIN, TIM3_CH2, LCD_B5, I2C1_SMBA, SPI1_MOSI/I2S1_SDO, I2C4_SMBA, SPI3_MOSI/I2S3_SDO, SPI6_MOSI/I2S6_SDO, FDCAN2_RX, OTG_HS_ULPI_D7, ETH_PPS_OUT, FMC_SDCKE1, DCMI_D10/PSSI_D10, UART5_RX, EVENTOUT	-
B5	92	136	C6	PB6	I/O	FT_fh	•	TIM16_CH1N, TIM4_CH1, I2C1_SCL(boot), CEC, I2C4_SCL, USART1_TX, LPUART1_TX, FDCAN2_TX, OCTOSPIM_P1_NCS, DFSDM1_DATIN5, FMC_SDNE1, DCMI_D5/PSSI_D5, UART5_TX, EVENTOUT	-
A5	93	137	D6	PB7	I/O	FT_fa	-	TIM17_CH1N, TIM4_CH2, I2C1_SDA, I2C4_SDA, USART1_RX, LPUART1_RX, DFSDM1_CKIN5, FMC_NL, DCMI_VSYNC/PSSI_RDY, EVENTOUT	PVD_IN
D5	94	138	D5	BOOT0	I	В	-	-	VPP
B4	95	139	C5	PB8	I/O	FT_fh	-	TIM16_CH1, TIM4_CH3, DFSDM1_CKIN7, I2C1_SCL, I2C4_SCL, SDMMC1_CKIN, UART4_RX, FDCAN1_RX, SDMMC2_D4, ETH_MII_TXD3, SDMMC1_D4, DCMI_D6/PSSI_D6, LCD_B6, EVENTOUT	-
A4	96	140	B5	PB9	I/O	FT_fh	-	TIM17_CH1, TIM4_CH4, DFSDM1_DATIN7, I2C1_SDA(boot), SPI2_NSS/I2S2_WS, I2C4_SDA, SDMMC1_CDIR, UART4_TX, FDCAN1_TX, SDMMC2_D5, I2C4_SMBA, SDMMC1_D5, DCMI_D7/PSSI_D7, LCD_B7, EVENTOUT	-

Table 7. STM32H723 pin and ball descriptions (continued)

	Pin nu	ımber						descriptions (continued)	
TFBGA100	LQFP100	LQFP144	UFBGA144	Pin name (function after reset)	Pin type	I/O structure	Notes	Alternate functions	Additional functions
D4	97	141	A5	PE0	I/O	FT_h	-	LPTIM1_ETR, TIM4_ETR, LPTIM2_ETR, UART8_RX, SAI4_MCLK_A, FMC_NBL0, DCMI_D2/PSSI_D2, LCD_R0, EVENTOUT	-
C4	98	142	A4	PE1	I/O	FT_h	1	LPTIM1_IN2, UART8_TX, FMC_NBL1, DCMI_D3/PSSI_D3, LCD_R6, EVENTOUT	-
-	99	-		VSS	S	-	-	-	-
F7	-	143	E5	PDR_ON	S	-	-	-	-
-	100	144	-	VDD	S	-	-	-	-
C2	ı	-	D2	VSS	S	ı	1	-	-
E6	-	-	E6	VSS	S	-	-	-	-
J1	-	-	E7	VSS	S	-	-	-	-
E4	ı	-	G4	VSS	S	ı	1	-	-
E5	-	-	G8	VSS	S	-	-	-	-
-	-	-	G10	VSS	S	ı	1	-	-
-	ı	-	H5	VSS	S	1	ı	-	-
-	1	-	H6	VSS	S	ı	1	-	-
D2	-	-	D3	VDD	S	-	-	-	-
F5	-	-	F4	VDD	S	-	-	-	-
K1	-	-	F5	VDD	S	-	-	-	-
F4	1	-	F6	VDD	S	-	-	-	-
-	1	-	F7	VDD	S	-	-	-	-
-	1	1	F8	VDD	S	1	-	-	-
-	-	-	F9	VDD	S	-	-	-	-
-	1	-	F10	VDD	S	-	-	-	-
-	-	-	G5	VDD	S	-	-	-	-
-	1	-	G6	VDD	S	-	-	-	-
-	1	-	G7	VDD	S	-	-	-	-

There is a direct path between Pxy\_C and Pxy pins/balls, through an analog switch. Pxy alternate functions are available on Pxy\_C when the analog switch is closed. The analog switch is configured through a SYSCFG register. Refer to the product reference manual for a detailed description of the switch configuration bits

<sup>2.</sup> Pxy\_C pins have specific electrical limitations described in Section 6: Electrical characteristics.



DS13313 Rev 4 71/257

Li	abie 8. S	51W32H7	23 pin a	iiternate	tunctions	S
						ī

DS13313 Rev 4			AF0	AF1	AF2	AF3	AF4	AF5	AF6	AF7	AF8	AF9	AF10	AF11	AF12	AF13	AF14	AF15
	Port		sys	FMC/ LPTIM1/ SAI4/TIM1 6/17/TIM1 x/TIM2x	FDCAN3/ PDM_ SAI1/ TIM3/4/5/1 2/15	DFSDM1 /LCD/ LPTIM2/ 3/4/5/ LPUART 1/OCTO SPIM_P1 /2/TIM8	CEC/ DCMI/ PSSI/ DFSDM1 /I2C1/2/3/ 4/5/ LPTIM2/ OCTO SPIM_P1 /TIM15/ USART1/ 10	CEC/ FDCAN3/ SPI1/I2S 1/SPI2/ I2S2/SPI 3/I2S3/ SPI4/5/6	DFSDM1/I 2C4/5/ OCTO SPIM_P1/ SAI1/ SPI3/ I2S3/ UART4	SDMMC1 /SPI2/I2S 2/SPI3/ I2S3/ SPI6/ UART7/ USART1/ 2/3/6	LPUART1/ SAI4/ SDMMC1/ SPDIFRX1 /SPI6/ UART4/5/ 8	FDCAN1/2 /FMC/ LCD/ OCTO SPIM_P1/ 2/SA14/ SDMMC2/ SPDIFRX1 /TIM13/14	CRS/ FMC/ LCD/ OCTO SPIM_P1/ OTG1_FS/ OTG1_HS/ SAI4/ SDMMC2/ TIM8	DFSDM1/ ETH/I2C4/ LCD/MDIO S/OCTOSP IM_P1/ SDMMC2/ SWPMI1/ TIM1x/TIM 8/UART7/9/ USART10	FMC/LCD/ MDIOS/ OCTOSPI M_P1/ SDMMC1/ TIM1x/ TIM8	COMP/ DCMI/ PSSI/ LCD/ TIM1x/ TIM23	LCD/ TIM24/ UART5	sys
	PortA	PA0	-	TIM2_CH 1/TIM2_ ETR	TIM5_CH1	TIM8_ ETR	TIM15_ BKIN	SPI6_ NSS/I2S 6_WS	-	USART2 _CTS/ USART2 _NSS	UART4_ TX	SDMMC2_ CMD	SAI4_SD_ B	ETH_MII_ CRS	FMC_A19	-	-	EVENT OUT
		PA1	-	TIM2_CH 2	TIM5_CH2	LPTIM3_ OUT	TIM15_ CH1N	-	-	USART2 _RTS/ USART2 _DE	UART4_ RX	OCTOSPI M_P1_IO3	SAI4_ MCLK_B	ETH_MII_ RX_CLK/ ETH_RMII_ REF_CLK	OCTOSPI M_P1_ DQS	-	LCD_ R2	EVENT OUT
		PA2	-	TIM2_CH 3	TIM5_CH3	LPTIM4_ OUT	TIM15_ CH1	-	OCTOSPI M_P1_IO0	USART2 _TX	SAI4_SCK _B	-	-	ETH_MDIO	MDIOS_ MDIO	-	LCD_R 1	EVENT OUT
		PA3	-	TIM2_CH 4	TIM5_CH4	LPTIM5_ OUT	TIM15_ CH2	I2S6_ MCK	OCTOSPI M_P1_IO2	USART2 _RX	-	LCD_B2	OTG_HS_ ULPI_D0	ETH_MII_ COL	OCTOSPI M_P1_ CLK	-	LCD_B 5	EVENT OUT
		PA4	D1PWR EN	-	TIM5_ ETR	-	-	SPI1_ NSS/ I2S1_WS	SPI3_NSS /I2S3_WS	USART2 _CK	SPI6_NSS /I2S6_WS	-	-	-	FMC_D8/ FMC_AD8	DCMI_ HSYNC/ PSSI_DE	LCD_ VSYNC	EVENT OUT
		PA5	D2PWR EN	TIM2_CH 1/TIM2_ ETR	-	TIM8_CH 1N	-	SPI1_ SCK/ I2S1_CK	-	-	SPI6_SCK /I2S6_CK	-	OTG_HS_ ULPI_CK	-	FMC_D9/ FMC_AD9	PSSI_D1	LCD_R 4	EVENT OUT
		PA6	1	TIM1_ BKIN	TIM3_CH1	TIM8_ BKIN	-	SPI1_ MISO/ I2S1_SDI	OCTOSPI M_P1_IO3	-	SPI6_ MISO/I2S6 _SDI	TIM13_CH 1	TIM8_ BKIN_ COMP12	MDIOS_ MDC	TIM1_ BKIN_ COMP12	DCMI_ PIXCLK/ PSSI_ PDCK	LCD_G 2	EVENT OUT
<b>3</b>		PA7	-	TIM1_CH 1N	TIM3_CH2	TIM8_CH 1N	-	SPI1_ MOSI/I2S 1_SDO	-	-	SPI6_ MOSI/I2S6 _SDO	TIM14_CH 1	OCTOSPI M_P1_IO2	ETH_MII_ RX_DV/ ETH_RMII_ CRS_DV	FMC_SDN WE	-	LCD_ VSYNC	EVENT OUT



15

Table 8. STM32H723 pin alternate functions (continued)

		AF0	AF1	AF2	AF3	AF4	AF5	AF6	AF7	AF8	AF9	AF10	AF11	AF12	AF13	AF14	AF15
	Port	sys	FMC/ LPTIM1/ SAI4/TIM1 6/17/TIM1 x/TIM2x	FDCAN3/ PDM_ SAI1/ TIM3/4/5/1 2/15	DFSDM1 /LCD/ LPTIM2/ 3/4/5/ LPUART 1/OCTO SPIM_P1 /2/TIM8	CEC/ DCMI/ PSSI/ DFSDM1 /I2C1/2/3/ 4/5/ LPTIM2/ OCTO SPIM_P1 /TIM15/ USART1/ 10	CEC/ FDCAN3/ SPI1/I2S 1/SPI2/ I2S2/SPI 3/I2S3/ SPI4/5/6	DFSDM1/I 2C4/5/ OCTO SPIM_P1/ SAI1/ SPI3/ I2S3/ UART4	SDMMC1 /SPI2/I2S 2/SPI3/ I2S3/ SPI6/ UART7/ USART1/ 2/3/6	LPUART1/ SAI4/ SDMMC1/ SPDIFRX1 /SPI6/ UART4/5/ 8	FDCAN1/2 /FMC/ LCD/ OCTO SPIM_P1/ 2/SAI4/ SDMMC2/ SPDIFRX1 /TIM13/14	CRS/ FMC/ LCD/ OCTO SPIM_P1/ OTG1_FS/ OTG1_HS/ SAI4/ SDMMC2/ TIM8	DFSDM1/ ETH/I2C4/ LCD/MDIO S/OCTOSP IM_P1/ SDMMC2/ SWPMI1/ TIM1x/TIM 8/UART7/9/ USART10	FMC/LCD/ MDIOS/ OCTOSPI M_P1/ SDMMC1/ TIM1x/ TIM8	COMP/ DCMI/ PSSI/ LCD/ TIM1x/ TIM23	LCD/ TIM24/ UART5	SYS
	PA8	MCO1	TIM1_CH 1	-	TIM8_ BKIN2	I2C3_ SCL	-	I2C5_SCL	USART1 _CK	-	-	OTG_HS_ SOF	UART7_RX	TIM8_ BKIN2_ COMP12	LCD_B3	LCD_R 6	EVENT OUT
	PA9	1	TIM1_CH 2	1	LPUART 1_TX	I2C3_ SMBA	SPI2_ SCK/ I2S2_CK	I2C5_ SMBA	USART1 _TX	-	1	1	ETH_TX_ ER	1	DCMI_ D0/PSSI _D0	LCD_R 5	EVENT OUT
	PA10	1	TIM1_CH 3	1	LPUART 1_RX	1	1	1	USART1 _RX	-	1	OTG_HS_ ID	MDIOS_ MDIO	LCD_B4	DCMI_ D1/PSSI _D1	LCD_B 1	EVENT OUT
Port A	PA11	-	TIM1_CH 4	-	LPUART 1_CTS	-	SPI2_ NSS/ I2S2_WS	UART4_ RX	USART1 _CTS/ USART1 _NSS	-	FDCAN1_ RX	-	-	-	-	LCD_R 4	EVENT OUT
Pe	PA12	-	TIM1_ ETR	-	LPUART 1_RTS/ LPUART 1_DE	-	SPI2_ SCK/ I2S2_CK	UART4_ TX	USART1 _RTS/ USART1 _DE	SAI4_FS_ B	FDCAN1_ TX	-	-	TIM1_ BKIN2	-	LCD_R 5	EVENT OUT
	PA13	JTMS/ SWDIO	-	-	-	-	-	-	-	-	-	-	-	-	-	-	EVENT OUT
	PA14	JTCK/ SWCLK	-	-	-	-	-	-	-	-	-	-	-	-	-	=	EVENT OUT
	PA15	JTDI	TIM2_ CH1/TIM2 _ETR	-	-	CEC	SPI1_ NSS/ I2S1_WS	SPI3_NSS /I2S3_WS	SPI6_ NSS/ I2S6_WS	UART4_ RTS/ UART4_ DE	LCD_R3	-	UART7_TX	-	-	LCD_B 6	EVENT OUT

Pinouts, pin descriptions and alternate functions

74							Table 8	. STM32	:H723 pir	n alterna	ite functi	ons (cor	tinued)					
74/257			AF0	AF1	AF2	AF3	AF4	AF5	AF6	AF7	AF8	AF9	AF10	AF11	AF12	AF13	AF14	AF15
	F	Port	sys	FMC/ LPTIM1/ SAI4/TIM1 6/17/TIM1 x/TIM2x	FDCAN3/ PDM_ SAI1/ TIM3/4/5/1 2/15	DFSDM1 /LCD/ LPTIM2/ 3/4/5/ LPUART 1/OCTO SPIM_P1 /2/TIM8	CEC/ DCMI/ PSSI/ DFSDM1 /I2C1/2/3/ 4/5/ LPTIM2/ OCTO SPIM_P1 /TIM15/ USART1/ 10	CEC/ FDCAN3/ SPI1/I2S 1/SPI2/ I2S2/SPI 3/I2S3/ SPI4/5/6	DFSDM1/I 2C4/5/ OCTO SPIM_P1/ SAI1/ SPI3/ I2S3/ UART4	SDMMC1 /SPI2/I2S 2/SPI3/ I2S3/ SPI6/ UART7/ USART1/ 2/3/6	LPUART1/ SAI4/ SDMMC1/ SPDIFRX1 /SPI6/ UART4/5/ 8	FDCAN1/2 /FMC/ LCD/ OCTO SPIM_P1/ 2/SAI4/ SDMMC2/ SPDIFRX1 /TIM13/14	CRS/ FMC/ LCD/ OCTO SPIM_P1/ OTG1_FS/ OTG1_HS/ SAI4/ SDMMC2/ TIM8	DFSDM1/ ETH/I2C4/ LCD/MDIO S/OCTOSP IM_P1/ SDMMC2/ SWPM11/ TIM1x/TIM 8/UART7/9/ USART10	FMC/LCD/ MDIOS/ OCTOSPI M_P1/ SDMMC1/ TIM1x/ TIM8	COMP/ DCMI/ PSSI/ LCD/ TIM1x/ TIM23	LCD/ TIM24/ UART5	sys
		PB0	-	TIM1_CH 2N	TIM3_CH3	TIM8_CH 2N	OCTO SPIM_P1 _IO1	-	DFSDM1_ CKOUT	-	UART4_ CTS	LCD_R3	OTG_HS_ ULPI_D1	ETH_MII_ RXD2	-	-	LCD_G 1	EVENT OUT
		PB1	-	TIM1_CH 3N	TIM3_CH4	TIM8_CH 3N	OCTO SPIM_P1 _IO0	-	DFSDM1_ DATIN1	-	-	LCD_R6	OTG_HS_ ULPI_D2	ETH_MII_ RXD3	-	-	LCD_G 0	EVENT OUT
DS13313 E		PB2	RTC_ OUT	SAI4_D1	SAI1_D1	-	DFSDM1 _CKIN1	-	SAI1_SD_ A	SPI3_ MOSI/I2S 3_SDO	SAI4_SD_ A	OCTO SPIM_P1_ CLK	OCTO SPIM_P1_ DQS	ETH_TX_ ER	-	TIM23_ ETR	-	EVENT OUT
3 DOV 4		PB3	JTDO/ TRACE SWO	TIM2_CH 2	-	-	-	SPI1_ SCK/ I2S1_CK	SPI3_SCK /I2S3_CK	-	SPI6_SCK /I2S6_CK	SDMMC2_ D2	CRS_ SYNC	UART7_RX	-	-	TIM24_ ETR	EVENT OUT
	В	PB4	NJT RST	TIM16_ BKIN	TIM3_CH1	-	-	SPI1_ MISO/ I2S1_SDI	SPI3_ MISO/ I2S3_SDI	SPI2_ NSS/ I2S2_WS	SPI6_ MISO/ I2S6_SDI	SDMMC2_ D3	-	UART7_TX	-	-	-	EVENT OUT
	Port B	PB5	-	TIM17_ BKIN	TIM3_CH2	LCD_B5	I2C1_ SMBA	SPI1_ MOSI/I2S 1_SDO	I2C4_ SMBA	SPI3_ MOSI/I2S 3_SDO	SPI6_ MOSI/I2S6 _SDO	FDCAN2_ RX	OTG_HS_ ULPI_D7	ETH_PPS_ OUT	FMC_SDC KE1	DCMI_ D10/PSS I_D10	UART5 _RX	EVENT OUT
		PB6	-	TIM16_ CH1N	TIM4_CH1	-	I2C1_ SCL	CEC	I2C4_SCL	USART1 _TX	LPUART1 _TX	FDCAN2_ TX	OCTO SPIM_P1_ NCS	DFSDM1_ DATIN5	FMC_SDN E1	DCMI_ D5/PSSI _D5	UART5 _TX	EVENT OUT
		PB7	-	TIM17_ CH1N	TIM4_CH2	-	I2C1_ SDA	-	I2C4_SDA	USART1 _RX	LPUART1 _RX	-	-	DFSDM1_ CKIN5	FMC_NL	DCMI_ VSYNC/ PSSI_ RDY	-	EVENT OUT
		PB8	-	TIM16_C H1	TIM4_CH3	DFSDM1 _CKIN7	I2C1_ SCL	-	I2C4_SCL	SDMMC1 _CKIN	UART4_ RX	FDCAN1_ RX	SDMMC2_ D4	ETH_MII_ TXD3	SDMMC1_ D4	DCMI_ D6/PSSI _D6	LCD_B	EVENT OUT
)		PB9	-	TIM17_ CH1	TIM4_CH4	DFSDM1 _DATIN7	I2C1_ SDA	SPI2_ NSS/I2S 2_WS	I2C4_SDA	SDMMC1 _CDIR	UART4_ TX	FDCAN1_ TX	SDMMC2_ D5	I2C4_ SMBA	SDMMC1_ D5	DCMI_ D7/PSSI _D7	LCD_B 7	EVENT OUT

						Tubic 0	. 0 1 11102	117 20 pii	- anconno	to ranoti	ons (con	tillacaj					
		AF0	AF1	AF2	AF3	AF4	AF5	AF6	AF7	AF8	AF9	AF10	AF11	AF12	AF13	AF14	AF15
1	Port	SYS	FMC/ LPTIM1/ SAI4/TIM1 6/17/TIM1 x/TIM2x	FDCAN3/ PDM_ SAI1/ TIM3/4/5/1 2/15	DFSDM1 /LCD/ LPTIM2/ 3/4/5/ LPUART 1/OCTO SPIM_P1 /2/TIM8	CEC/ DCMI/ PSSI/ DFSDM1 /I2C1/2/3/ 4/5/ LPTIM2/ OCTO SPIM_P1 /TIM15/ USART1/ 10	CEC/ FDCAN3/ SPI1/I2S 1/SPI2/ I2S2/SPI 3/I2S3/ SPI4/5/6	DFSDM1/I 2C4/5/ OCTO SPIM_P1/ SAI1/ SPI3/ I2S3/ UART4	SDMMC1 /SPI2/I2S 2/SPI3/ I2S3/ SPI6/ UART7/ USART1/ 2/3/6	LPUART1/ SAI4/ SDMMC1/ SPDIFRX1 /SPI6/ UART4/5/ 8	FDCAN1/2 /FMC/ LCD/ OCTO SPIM_P1/ 2/SAI4/ SDMMC2/ SPDIFRX1 /TIM13/14	CRS/ FMC/ LCD/ OCTO SPIM_P1/ OTG1_FS/ OTG1_HS/ SAI4/ SDMMC2/ TIM8	DFSDM1/ ETH/I2C4/ LCD/MDIO S/OCTOSP IM_P1/ SDMMC2/ SWPMI1/ TIM1x/TIM 8/UART7/9/ USART10	FMC/LCD/ MDIOS/ OCTOSPI M_P1/ SDMMC1/ TIM1x/ TIM8	COMP/ DCMI/ PSSI/ LCD/ TIM1x/ TIM23	LCD/ TIM24/ UART5	sys
	PB10	-	TIM2_CH	-	LPTIM2_ IN1	I2C2_ SCL	SPI2_ SCK/ I2S2_CK	DFSDM1_ DATIN7	USART3 _TX	-	OCTO SPIM_P1_ NCS	OTG_HS_ ULPI_D3	ETH_MII_ RX_ER	-	-	LCD_G 4	EVENT OUT
	PB11	-	TIM2_CH 4	-	LPTIM2_ ETR	I2C2_ SDA	-	DFSDM1_ CKIN7	USART3 _RX	-	-	OTG_HS_ ULPI_D4	ETH_MII_ TX_EN/ ETH_RMII_ TX_EN	-	-	LCD_G 5	EVENT OUT
Port B	PB12	-	TIM1_BKI N	-	OCTO SPIM_P1 _NCLK	I2C2_SM BA	SPI2_ NSS/ I2S2_WS	DFSDM1_ DATIN1	USART3 _CK	-	FDCAN2_ RX	OTG_HS_ ULPI_D5	ETH_MII_ TXD0/ ETH_RMII_ TXD0	OCTOSPI M_P1_IO0	TIM1_ BKIN_ COMP12	UART5 _RX	EVENT OUT
Por	PB13	-	TIM1_CH 1N	-	LPTIM2_ OUT	OCTO SPIM_P1 _IO2	SPI2_ SCK/ I2S2_CK	DFSDM1_ CKIN1	USART3 _CTS/ USART3 _NSS	-	FDCAN2_ TX	OTG_HS_ ULPI_D6	ETH_MII_ TXD1/ ETH_RMII_ TXD1	SDMMC1_ D0	DCMI_ D2/PSSI _D2	UART5 _TX	EVENT OUT
	PB14	-	TIM1_CH 2N	TIM12_CH 1	TIM8_CH 2N	USART1	SPI2_ MISO/ I2S2_SDI	DFSDM1_ DATIN2	USART3 _RTS/ USART3 _DE	UART4_ RTS/UAR T4_DE	SDMMC2_ D0	-	-	FMC_D10/ FMC_ AD10	-	LCD_C LK	EVENT OUT
	PB15	RTC_ REFIN	TIM1_CH 3N	TIM12_CH 2	TIM8_CH 3N	USART1 _RX	SPI2_ MOSI/I2S 2_SDO	DFSDM1_ CKIN2	-	UART4_ CTS	SDMMC2_ D1	-	-	FMC_D11/ FMC_AD1 1	-	LCD_G 7	EVENT OUT

Pinouts, pin descriptions and alternate functions

1							Table 8	. STM32	H723 pir	n alterna	ite functi	ions (con	tinued)					
1			AF0	AF1	AF2	AF3	AF4	AF5	AF6	AF7	AF8	AF9	AF10	AF11	AF12	AF13	AF14	AF15
	F	Port	SYS	FMC/ LPTIM1/ SAI4/TIM1 6/17/TIM1 x/TIM2x	FDCAN3/ PDM_ SAI1/ TIM3/4/5/1 2/15	DFSDM1 /LCD/ LPTIM2/ 3/4/5/ LPUART 1/OCTO SPIM_P1 /2/TIM8	CEC/ DCMI/ PSSI/ DFSDM1 /I2C1/2/3/ 4/5/ LPTIM2/ OCTO SPIM_P1 /TIM15/ USART1/ 10	CEC/ FDCAN3/ SPI1/I2S 1/SPI2/ I2S2/SPI 3/I2S3/ SPI4/5/6	DFSDM1/I 2C4/5/ OCTO SPIM_P1/ SAI1/ SPI3/ I2S3/ UART4	SDMMC1 /SPI2/I2S 2/SPI3/ I2S3/ SPI6/ UART7/ USART1/ 2/3/6	LPUART1/ SAI4/ SDMMC1/ SPDIFRX1 /SPI6/ UART4/5/ 8	FDCAN1/2 /FMC/ LCD/ OCTO SPIM_P1/ 2/SAI4/ SDMMC2/ SPDIFRX1 /TIM13/14	CRS/ FMC/ LCD/ OCTO SPIM_P1/ OTG1_FS/ OTG1_HS/ SAI4/ SDMMC2/ TIM8	DFSDM1/ ETH/I2C4/ LCD/MDIO S/OCTOSP IM_P1/ SDMMC2/ SWPMI1/ TIM1x/TIM 8/UART7/9/ USART10	FMC/LCD/ MDIOS/ OCTOSPI M_P1/ SDMMC1/ TIM1x/ TIM8	COMP/ DCMI/ PSSI/ LCD/ TIM1x/ TIM23	LCD/ TIM24/ UART5	sys
		PC0	-	FMC_D12 /FMC_AD 12	-	DFSDM1 _CKIN0	-	-	DFSDM1_ DATIN4	-	SAI4_FS_ B	FMC_A25	OTG_HS_ ULPI_STP	LCD_G2	FMC_SDN WE	-	LCD_R 5	EVENT OUT
		PC1	TRACE D0	SAI4_D1	SAI1_D1	DFSDM1 _DATIN0	DFSDM1 _CKIN4	SPI2_ MOSI/I2S 2_SDO	SAI1_SD_ A	ı	SAI4_SD_ A	SDMMC2_ CK	OCTO SPIM_P1_ IO4	ETH_MDC	MDIOS_ MDC	ı	LCD_G 5	EVENT OUT
		PC2	PWR_ DEEP SLEEP	-	-	DFSDM1 _CKIN1	OCTO SPIM_P1 _IO5	SPI2_ MISO/I2S 2_SDI	DFSDM1_ CKOUT	ı	ı	OCTOSPI M_P1_IO2	OTG_HS_ ULPI_DIR	ETH_MII_ TXD2	FMC_SDN E0	ı	ı	EVENT OUT
		РС3	PWR_ SLEEP	-	-	DFSDM1 _DATIN1	OCTO SPIM_P1 _IO6	SPI2_ MOSI/I2S 2_SDO	ı	ı	ı	OCTOSPI M_P1_IO0	OTG_HS_ ULPI_NXT	ETH_MII_ TX_CLK	FMC_SDC KE0	ı	ı	EVENT OUT
	Port C	PC4	PWR_ DEEP SLEEP	FMC_A22	-	DFSDM1 _CKIN2	-	12S1_ MCK	-	-	-	SPDIFRX1 _IN3	SDMMC2_ CKIN	ETH_MII_ RXD0/ETH _RMII_RXD 0	FMC_SDN E0	-	LCD_R 7	EVENT OUT
		PC5	PWR_ SLEEP	SAI4_D3	SAI1_D3	DFSDM1 _DATIN2	PSSI_D1 5	-	-	-	-	SPDIFRX1 _IN4	OCTOSPI M_P1_DQ S	ETH_MII_R XD1/ETH_ RMII_RXD1	FMC_SDC KE0	COMP1_ OUT	LCD_D E	EVENT OUT
		PC6	-	-	TIM3_CH1	TIM8_CH 1	DFSDM1 _CKIN3	I2S2_ MCK	-	USART6 _TX	SDMMC1_ D0DIR	FMC_ NWAIT	SDMMC2_ D6	-	SDMMC1_ D6	DCMI_ D0/PSSI _D0	LCD_H SYNC	EVENT OUT
		PC7	DB TRGIO	-	TIM3_CH2	TIM8_CH 2	DFSDM1 _DATIN3	-	I2S3_ MCK	USART6 _RX	SDMMC1_ D123DIR	FMC_NE1	SDMMC2_ D7	SWPMI_TX	SDMMC1_ D7	DCMI_ D1/PSSI _D1	LCD_G 6	EVENT OUT
		PC8	TRACE D1	-	TIM3_CH3	TIM8_CH 3	-	-	-	USART6 _CK	UART5_ RTS/ UART5_ DE	FMC_NE2 /FMC_ NCE	FMC_INT	SWPMI_RX	SDMMC1_ D0	DCMI_ D2/PSSI _D2	-	EVENT OUT

## Table 8. STM32H723 pin alternate functions (continued)

		AF0	AF1	AF2	AF3	AF4	AF5	AF6	AF7	AF8	AF9	AF10	AF11	AF12	AF13	AF14	AF15
	Port	SYS	FMC/ LPTIM1/ SAI4/TIM1 6/17/TIM1 x/TIM2x	FDCAN3/ PDM_ SAI1/ TIM3/4/5/1 2/15	DFSDM1 /LCD/ LPTIM2/ 3/4/5/ LPUART 1/OCTO SPIM_P1 /2/TIM8	CEC/ DCMI/ PSSI/ DFSDM1 /I2C1/2/3/ 4/5/ LPTIM2/ OCTO SPIM_P1 /TIM15/ USART1/ 10	CEC/ FDCAN3/ SPI1/I2S 1/SPI2/ I2S2/SPI 3/I2S3/ SPI4/5/6	DFSDM1/I 2C4/5/ OCTO SPIM_P1/ SAI1/ SPI3/ I2S3/ UART4	SDMMC1 /SPI2/I2S 2/SPI3/ I2S3/ SPI6/ UART7/ USART1/ 2/3/6	LPUART1/ SAI4/ SDMMC1/ SPDIFRX1 /SPI6/ UART4/5/ 8	FDCAN1/2 /FMC/ LCD/ OCTO SPIM_P1/ 2/SAI4/ SDMMC2/ SPDIFRX1 /TIM13/14	CRS/ FMC/ LCD/ OCTO SPIM_P1/ OTG1_FS/ OTG1_HS/ SAI4/ SDMMC2/ TIM8	DFSDM1/ ETH/I2C4/ LCD/MDIO S/OCTOSP IM_P1/ SDMMC2/ SWPMI1/ TIM1x/TIM 8/UART7/9/ USART10	FMC/LCD/ MDIOS/ OCTOSPI M_P1/ SDMMC1/ TIM1x/ TIM8	COMP/ DCMI/ PSSI/ LCD/ TIM1x/ TIM23	LCD/ TIM24/ UART5	sys
	PC9	MCO2	-	TIM3_CH4	TIM8_CH 4	I2C3_ SDA	I2S_ CKIN	I2C5_SDA	-	UART5_C TS	OCTO SPIM_P1_ IO0	LCD_G3	SWPMI_ SUSPEND	SDMMC1_ D1	DCMI_D 3/PSSI_ D3	LCD_B 2	EVENT OUT
	PC10	-	-	-	DFSDM1 _CKIN5	I2C5_ SDA	-	SPI3_SCK /I2S3_CK	USART3 _TX	UART4_ TX	OCTO SPIM_P1_ IO1	LCD_B1	SWPMI_RX	SDMMC1_ D2	DCMI_D 8/PSSI_ D8	LCD_R 2	EVENT OUT
U	PC11	ı	-	-	DFSDM1 _DATIN5	I2C5_ SCL	ı	SPI3_ MISO/ I2S3_SDI	USART3 _RX	UART4_ RX	OCTO SPIM_P1_ NCS	ı	ı	SDMMC1_ D3	DCMI_ D4/PSSI _D4	LCD_B 4	EVENT OUT
Port C	PC12	TRACE D3	FMC_D6/ FMC_AD6	TIM15_CH 1	-	I2C5_ SMBA	SPI6_ SCK/ I2S6_CK	SPI3_ MOSI/ I2S3_SDO	USART3 _CK	UART5_ TX	-	-	-	SDMMC1_ CK	DCMI_ D9/PSSI _D9	LCD_R 6	EVENT OUT
	PC13	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	EVENT OUT
	PC14	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	EVENT OUT
	PC15	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	EVENT OUT

1							Table 8	. STM32	H723 pir	n alterna	ate functi	ions (cor	tinued)					
			AF0	AF1	AF2	AF3	AF4	AF5	AF6	AF7	AF8	AF9	AF10	AF11	AF12	AF13	AF14	AF15
	F	Port	sys	FMC/ LPTIM1/ SAI4/TIM1 6/17/TIM1 x/TIM2x	FDCAN3/ PDM_ SAI1/ TIM3/4/5/1 2/15	DFSDM1 /LCD/ LPTIM2/ 3/4/5/ LPUART 1/OCTO SPIM_P1 /2/TIM8	CEC/ DCMI/ PSSI/ DFSDM1 /I2C1/2/3/ 4/5/ LPTIM2/ OCTO SPIM_P1 /TIM15/ USART1/ 10	CEC/ FDCAN3/ SPI1/I2S 1/SPI2/ I2S2/SPI 3/I2S3/ SPI4/5/6	DFSDM1/I 2C4/5/ OCTO SPIM_P1/ SA11/ SP13/ 12S3/ UART4	SDMMC1 /SPI2/I2S 2/SPI3/ I2S3/ SPI6/ UART7/ USART1/ 2/3/6	LPUART1/ SAI4/ SDMMC1/ SPDIFRX1 /SPI6/ UART4/5/ 8	FDCAN1/2 /FMC/ LCD/ OCTO SPIM_P1/ 2/SAI4/ SDMMC2/ SPDIFRX1 /TIM13/14	CRS/ FMC/ LCD/ OCTO SPIM_P1/ OTG1_FS/ OTG1_HS/ SAI4/ SDMMC2/ TIM8	DFSDM1/ ETH/I2C4/ LCD/MDIO S/OCTOSP IM_P1/ SDMMC2/ SWPM11/ TIM1x/TIM 8/UART7/9/ USART10	FMC/LCD/ MDIOS/ OCTOSPI M_P1/ SDMMC1/ TIM1x/ TIM8	COMP/ DCMI/ PSSI/ LCD/ TIM1x/ TIM23	LCD/ TIM24/ UART5	sys
-		PD0	ı	-	-	DFSDM1 _CKIN6	-	-	-	-	UART4_ RX	FDCAN1_ RX	-	UART9_ CTS	FMC_D2/ FMC_AD2	-	LCD_B 1	EVENT OUT
		PD1	-	-	-	DFSDM1 _DATIN6	-	-	-	-	UART4_ TX	FDCAN1_ TX	-	-	FMC_D3/ FMC_AD3	-	-	EVENT OUT
]		PD2	TRACE D2	FMC_D7/ FMC_AD7	TIM3_ ETR	-	TIM15_ BKIN	-	-	-	UART5_ RX	LCD_B7	-	-	SDMMC1_ CMD	DCMI_ D11/PSSI _D11	LCD_B 2	EVENT OUT
		PD3	-	-	-	DFSDM1 _CKOUT	-	SPI2_ SCK/ I2S2_CK	-	USART2 _CTS/ USART2 _NSS	-	-	-	-	FMC_CLK	DCMI_ D5/PSSI _D5	LCD_G 7	EVENT OUT
•	Port D	PD4	-	-	-	-	-	-	-	USART2 _RTS/ USART2 _DE	-	-	OCTOSPI M_P1_IO4	-	FMC_NOE	-	-	EVENT OUT
	•	PD5	-	-	-	-	-	-	-	USART2 _TX	-	-	OCTOSPI M_P1_IO5	-	FMC_NWE	-	-	EVENT OUT
		PD6	-	SAI4_D1	SAI1_D1	DFSDM1 _CKIN4	DFSDM1 _DATIN1	SPI3_ MOSI/I2S 3_SDO	SAI1_SD_ A	USART2 _RX	SAI4_SD_ A	-	OCTO SPIM_P1_ IO6	SDMMC2_ CK	FMC_ NWAIT	DCMI_D 10/PSSI_ D10	LCD_B 2	EVENT OUT
		PD7	-	-	-	DFSDM1 _DATIN4	-	SPI1_ MOSI/I2S 1_SDO	DFSDM1_ CKIN1	USART2 _CK	-	SPDIFRX1 _IN1	OCTO SPIM_P1_ IO7	SDMMC2_ CMD	FMC_NE1	-	-	EVENT OUT
		PD8	-	-	-	DFSDM1 _CKIN3	-	-	-	USART3 _TX	-	SPDIFRX1 _IN2	-	-	FMC_D13/ FMC_ AD13	-	-	EVENT OUT

## Table 8. STM32H723 pin alternate functions (continued)

		AF0	AF1	AF2	AF3	AF4	AF5	AF6	AF7	AF8	AF9	AF10	AF11	AF12	AF13	AF14	AF15
Po	ort	sys	FMC/ LPTIM1/ SAI4/TIM1 6/17/TIM1 x/TIM2x	FDCAN3/ PDM_ SAI1/ TIM3/4/5/1 2/15	DFSDM1 /LCD/ LPTIM2/ 3/4/5/ LPUART 1/OCTO SPIM_P1 /2/TIM8	CEC/ DCMI/ PSSI/ DFSDM1 /I2C1/2/3/ 4/5/ LPTIM2/ OCTO SPIM_P1 /TIM15/ USART1/ 10	CEC/ FDCAN3/ SPI1/I2S 1/SPI2/ I2S2/SPI 3/I2S3/ SPI4/5/6	DFSDM1/I 2C4/5/ OCTO SPIM_P1/ SA11/ SP13/ 12S3/ UART4	SDMMC1 /SPI2/I2S 2/SPI3/ I2S3/ SPI6/ UART7/ USART1/ 2/3/6	LPUART1/ SAI4/ SDMMC1/ SPDIFRX1 /SPI6/ UART4/5/ 8	FDCAN1/2 /FMC/ LCD/ OCTO SPIM_P1/ 2/SAI4/ SDMMC2/ SPDIFRX1 /TIM13/14	CRS/ FMC/ LCD/ OCTO SPIM_P1/ OTG1_FS/ OTG1_HS/ SAI4/ SDMMC2/ TIM8	DFSDM1/ ETH/I2C4/ LCD/MDIO S/OCTOSP IM_P1/ SDMMC2/ SWPMI1/ TIM1x/TIM 8/UART7/9/ USART10	FMC/LCD/ MDIOS/ OCTOSPI M_P1/ SDMMC1/ TIM1x/ TIM8	COMP/ DCMI/ PSSI/ LCD/ TIM1x/ TIM23	LCD/ TIM24/ UART5	sys
	PD9	-	-	-	DFSDM1 _DATIN3	-	-	-	USART3 _RX	-	-	-	-	FMC_D14/ FMC_AD1 4	-	-	EVENT OUT
	PD10	-	-	-	DFSDM1 _CKOUT	-	-	-	USART3 _CK	-	-	-	-	FMC_D15/ FMC_AD1 5	-	LCD_B	EVENT OUT
	PD11	-	-	-	LPTIM2_I N2	I2C4_SM BA	-	-	USART3 _CTS/ USART3 _NSS	-	OCTOSPI M_P1_IO0	SAI4_SD_ A	-	FMC_A16/ FMC_CLE	-	-	EVENT OUT
Port D	PD12	-	LPTIM1_ IN1	TIM4_CH1	LPTIM2_ IN1	I2C4_ SCL	FDCAN3 _RX	-	USART3 _RTS/ USART3 _DE	-	OCTO SPIM_P1_ IO1	SAI4_FS_ A	-	FMC_A17/ FMC_ALE	DCMI_ D12/PSS I_D12	-	EVENT OUT
	PD13	-	LPTIM1_ OUT	TIM4_CH2	-	I2C4_ SDA	FDCAN3 _TX	-	-	-	OCTO SPIM_P1_ IO3	SAI4_ SCK_A	UART9_ RTS/ UART9_DE	FMC_A18	DCMI_ D13/ PSSI_ D13	-	EVENT OUT
	PD14	-	-	TIM4_CH3	-	-	-	-	-	UART8_ CTS	-	-	UART9_RX	FMC_D0/ FMC_AD0	-	-	EVENT OUT
	PD15	-	-	TIM4_CH4	-	-	-	-	-	UART8_ RTS/ UART8_ DE	-	-	UART9_TX	FMC_D1/ FMC_AD1	-	-	EVENT OUT

Pinouts, pin descriptions and alternate functions

							Table 8	. STM32	H723 pir	n alterna	ite functi	ions (con	itinued)					
1			AF0	AF1	AF2	AF3	AF4	AF5	AF6	AF7	AF8	AF9	AF10	AF11	AF12	AF13	AF14	AF15
	P	Port	SYS	FMC/ LPTIM1/ SAI4/TIM1 6/17/TIM1 x/TIM2x	FDCAN3/ PDM_ SAI1/ TIM3/4/5/1 2/15	DFSDM1 /LCD/ LPTIM2/ 3/4/5/ LPUART 1/OCTO SPIM_P1 /2/TIM8	CEC/ DCMI/ PSSI/ DFSDM1 /I2C1/2/3/ 4/5/ LPTIM2/ OCTO SPIM_P1 /TIM15/ USART1/ 10	CEC/ FDCAN3/ SPI1/I2S 1/SPI2/ I2S2/SPI 3/I2S3/ SPI4/5/6	DFSDM1/I 2C4/5/ OCTO SPIM_P1/ SA11/ SP13/ I2S3/ UART4	SDMMC1 /SPI2/I2S 2/SPI3/ I2S3/ SPI6/ UART7/ USART1/ 2/3/6	LPUART1/ SAI4/ SDMMC1/ SPDIFRX1 /SPI6/ UART4/5/ 8	FDCAN1/2 /FMC/ LCD/ OCTO SPIM_P1/ 2/SAI4/ SDMMC2/ SPDIFRX1 /TIM13/14	CRS/ FMC/ LCD/ OCTO SPIM_P1/ OTG1_FS/ OTG1_HS/ SAI4/ SDMMC2/ TIM8	DFSDM1/ ETH/I2C4/ LCD/MDIO S/OCTOSP IM_P1/ SDMMC2/ SWPMI1/ TIM1x/TIM 8/UART7/9/ USART10	FMC/LCD/ MDIOS/ OCTOSPI M_P1/ SDMMC1/ TIM1x/ TIM8	COMP/ DCMI/ PSSI/ LCD/ TIM1x/ TIM23	LCD/ TIM24/ UART5	sys
		PE0	-	LPTIM1_ ETR	TIM4_ ETR	ı	LPTIM2_ ETR	ı	ı	ı	UART8_ RX	-	SAI4_ MCLK_A	ı	FMC_NBL 0	DCMI_ D2/PSSI _D2	LCD_R 0	EVENT OUT
		PE1	-	LPTIM1_ IN2	-	-	-	-	-	-	UART8_ TX	-	-	-	FMC_NBL 1	DCMI_ D3/ PSSI_D3	LCD_R 6	EVENT OUT
	Ī	PE2	TRACE CLK	-	SAI1_ CK1	-	USART1 0_RX	SPI4_ SCK	SAI1_ MCLK_A	-	SAI4_ MCLK_A	OCTOSPI M_P1_IO2	SAI4_CK1	ETH_MII_ TXD3	FMC_A23	-		EVENT OUT
		PE3	TRACE D0	-	-	-	TIM15_ BKIN	-	SAI1_SD_ B	-	SAI4_SD_ B	-	-	USART10_ TX	FMC_A19	-	-	EVENT OUT
		PE4	TRACE D1	-	SAI1_D2	DFSDM1 _DATIN3	TIM15_ CH1N	SPI4_NS S	SAI1_FS_ A	-	SAI4_FS_ A	-	SAI4_D2	-	FMC_A20	DCMI_ D4/PSSI _D4	LCD_B 0	EVENT OUT
	Port E	PE5	TRACE D2	-	SAI1_CK2	DFSDM1 _CKIN3	TIM15_ CH1	SPI4_ MISO	SAI1_SCK _A	-	SAI4_SCK _A	-	SAI4_CK2	-	FMC_A21	DCMI_ D6/PSSI _D6	LCD_G 0	EVENT OUT
		PE6	TRACE D3	TIM1_ BKIN2	SAI1_D1	-	TIM15_ CH2	SPI4_ MOSI	SAI1_SD_ A	-	SAI4_SD_ A	SAI4_D1	SAI4_ MCLK_B	TIM1_BKIN 2_COMP12	FMC_A22	DCMI_ D7/PSSI _D7	LCD_G 1	EVENT OUT
		PE7	-	TIM1_ET R	-	DFSDM1 _DATIN2	-	-	-	UART7_ RX	-	-	OCTO SPIM_P1_ IO4	-	FMC_D4/ FMC_AD4	-	-	EVENT OUT
		PE8	-	TIM1_CH 1N	-	DFSDM1 _CKIN2	-	-	-	UART7_ TX	-	-	OCTO SPIM_P1_ IO5	-	FMC_D5/ FMC_AD5	COMP2_ OUT	ı	EVENT OUT
		PE9	-	TIM1_CH	-	DFSDM1 _CKOUT	-	-	-	UART7_ RTS/ UART7_ DE	-	-	OCTO SPIM_P1_ IO6	-	FMC_D6/ FMC_AD6	-	-	EVENT OUT

### Table 8. STM32H723 pin alternate functions (continued)

		AF0	AF1	AF2	AF3	AF4	AF5	AF6	AF7	AF8	AF9	AF10	AF11	AF12	AF13	AF14	AF15
	Port	sys	FMC/ LPTIM1/ SAI4/TIM1 6/17/TIM1 x/TIM2x	FDCAN3/ PDM_ SAI1/ TIM3/4/5/1 2/15	DFSDM1 /LCD/ LPTIM2/ 3/4/5/ LPUART 1/OCTO SPIM_P1 /2/TIM8	CEC/ DCMI/ PSSI/ DFSDM1 /I2C1/2/3/ 4/5/ LPTIM2/ OCTO SPIM_P1 /TIM15/ USART1/ 10	CEC/ FDCAN3/ SPI1/I2S 1/SPI2/ I2S2/SPI 3/I2S3/ SPI4/5/6	DFSDM1/I 2C4/5/ OCTO SPIM_P1/ SA11/ SPI3/ I2S3/ UART4	SDMMC1 /SPI2/I2S 2/SPI3/ I2S3/ SPI6/ UART7/ USART1/ 2/3/6	LPUART1/ SAI4/ SDMMC1/ SPDIFRX1 /SPI6/ UART4/5/ 8	FDCAN1/2 /FMC/ LCD/ OCTO SPIM_P1/ 2/SAI4/ SDMMC2/ SPDIFRX1 /TIM13/14	CRS/ FMC/ LCD/ OCTO SPIM_P1/ OTG1_FS/ OTG1_HS/ SAIA/ SDMMC2/ TIM8	DFSDM1/ ETH/I2C4/ LCD/MDIO S/OCTOSP IM_P1/ SDMMC2/ SDMMI1/ TIM1x/TIM 8/UART7/9/ USART10	FMC/LCD/ MDIOS/ OCTOSPI M_P1/ SDMMC1/ TIM1x/ TIM8	COMP/ DCMI/ PSSI/ LCD/ TIM1x/ TIM23	LCD/ TIM24/ UART5	sys
	PE10	-	TIM1_CH 2N	-	DFSDM1 _DATIN4	-	-	-	UART7_ CTS	-	-	OCTO SPIM_P1_ IO7	-	FMC_D7/ FMC_AD7	-	-	EVENT OUT
	PE11	-	TIM1_CH	-	DFSDM1 _CKIN4	-	SPI4_ NSS	-	-	-	-	SAI4_SD_ B	OCTO SPIM_P1_ NCS	FMC_D8/ FMC_AD8	-	LCD_G 3	EVENT OUT
ш	PE12	-	TIM1_CH 3N	-	DFSDM1 _DATIN5	-	SPI4_ SCK	-	-	-	-	SAI4_SCK _B	-	FMC_D9/ FMC_AD9	COMP1_ OUT	LCD_B 4	EVENT OUT
Port E	PE13	-	TIM1_CH	-	DFSDM1 _CKIN5	-	SPI4_ MISO	-	-	-	-	SAI4_FS_ B	-	FMC_D10/ FMC_ AD10	COMP2_ OUT	LCD_ DE	EVENT OUT
	PE14	-	TIM1_CH 4	-	-	-	SPI4_ MOSI	-	-	-	-	SAI4_ MCLK_B	-	FMC_D11/ FMC_ AD11	-	LCD_ CLK	EVENT OUT
	PE15	-	TIM1_ BKIN	-	-	-	-	-	-	-	-	-	USART10_ CK	FMC_D12/ FMC_ AD12	TIM1_ BKIN_ COMP12	LCD_ R7	EVENT OUT

82/257	
DS13313 Rev	
ev 4	
4	

						Table 8	. STM32	H723 pir	n alterna	te functi	ons (cor	tinued)					
		AF0	AF1	AF2	AF3	AF4	AF5	AF6	AF7	AF8	AF9	AF10	AF11	AF12	AF13	AF14	AF15
F	Port	sys	FMC/ LPTIM1/ SAI4/TIM1 6/17/TIM1 x/TIM2x	FDCAN3/ PDM_ SAI1/ TIM3/4/5/1 2/15	DFSDM1 /LCD/ LPTIM2/ 3/4/5/ LPUART 1/OCTO SPIM_P1 /2/TIM8	CEC/ DCMI/ PSSI/ DFSDM1 /I2C1/2/3/ 4/5/ LPTIM2/ OCTO SPIM_P1 /TIM15/ USART1/ 10	CEC/ FDCAN3/ SPI1/I2S 1/SPI2/ I2S2/SPI 3/I2S3/ SPI4/5/6	DFSDM1/I 2C4/5/ OCTO SPIM_P1/ SAI1/ SPI3/ I2S3/ UART4	SDMMC1 /SPI2/I2S 2/SPI3/ I2S3/ SPI6/ UART7/ USART1/ 2/3/6	LPUART1/ SAI4/ SDMMC1/ SPDIFRX1 /SPI6/ UART4/5/ 8	FDCAN1/2 /FMC/ LCD/ OCTO SPIM_P1/ 2/SAI4/ SDMMC2/ SPDIFRX1 /TIM13/14	CRS/ FMC/ LCD/ OCTO SPIM_P1/ OTG1_FS/ OTG1_HS/ SAI4/ SDMMC2/ TIM8	DFSDM1/ ETH/I2C4/ LCD/MDIO S/OCTOSP IM_P1/ SDMMC2/ SWPMI1/ TIM1x/TIM 8/UART7/9/ USART10	FMC/LCD/ MDIOS/ OCTOSPI M_P1/ SDMMC1/ TIM1x/ TIM8	COMP/ DCMI/ PSSI/ LCD/ TIM1x/ TIM23	LCD/ TIM24/ UART5	sys
	PF0	-	-	-	-	I2C2_ SDA	-	I2C5_SDA	-	-	OCTO SPIM_P2_ IO0	-	-	FMC_A0	TIM23_ CH1	-	EVENT OUT
	PF1	-	-	-	-	I2C2_ SCL	-	I2C5_SCL	-	-	OCTO SPIM_P2_ IO1	-	-	FMC_A1	TIM23_ CH2	-	EVENT OUT
	PF2	-	-	-	-	I2C2_ SMBA	-	I2C5_ SMBA	-	-	OCTO SPIM_P2_ IO2	-	-	FMC_A2	TIM23_ CH3	-	EVENT OUT
	PF3	-	-	-	-	-	-	-	-	-	OCTO SPIM_P2_ IO3	-	-	FMC_A3	TIM23_ CH4	-	EVENT OUT
F	PF4	-	-	-	-	-	-	-	-	-	OCTO SPIM_P2_ CLK	-	-	FMC_A4	-	-	EVENT OUT
Port F	PF5	-	-	-	-	-	-	-	-	-	OCTO SPIM_P2_ NCLK	-	-	FMC_A5	-	-	EVENT OUT
	PF6	-	TIM16_ CH1	FDCAN3_ RX	-	-	SPI5_ NSS	SAI1_SD_ B	UART7_ RX	SAI4_SD_ B	-	OCTO SPIM_P1_ IO3	-	-	TIM23_ CH1	-	EVENT OUT
	PF7	-	TIM17_ CH1	FDCAN3_ TX	-	-	SPI5_ SCK	SAI1_ MCLK_B	UART7_ TX	SAI4_ MCLK_B	-	OCTO SPIM_P1_ IO2	-	-	TIM23_ CH2	-	EVENT OUT
	PF8	-	TIM16_ CH1N	-	-	-	SPI5_ MISO	SAI1_SCK _B	UART7_ RTS/ UART7_ DE	SAI4_SCK _B	TIM13_CH 1	OCTO SPIM_P1_ IO0	-	-	TIM23_ CH3	-	EVENT OUT
	PF9	-	TIM17_ CH1N	-	-	-	SPI5_ MOSI	SAI1_FS_ B	UART7_ CTS	SAI4_FS_ B	TIM14_CH 1	OCTO SPIM_P1_ IO1	-	-	TIM23_ CH4	-	EVENT OUT

### Table 8. STM32H723 pin alternate functions (continued)

		AF0	AF1	AF2	AF3	AF4	AF5	AF6	AF7	AF8	AF9	AF10	AF11	AF12	AF13	AF14	AF15
	Port	SYS	FMC/ LPTIM1/ SAI4/TIM1 6/17/TIM1 x/TIM2x	FDCAN3/ PDM_ SAI1/ TIM3/4/5/1 2/15	DFSDM1 /LCD/ LPTIM2/ 3/4/5/ LPUART 1/OCTO SPIM_P1 /2/TIM8	CEC/ DCMI/ PSSI/ DFSDM1 /I2C1/2/3/ 4/5/ LPTIM2/ OCTO SPIM_P1 /TIM15/ USART1/ 10	CEC/ FDCAN3/ SPI1/I2S 1/SPI2/ I2S2/SPI 3/I2S3/ SPI4/5/6	DFSDM1/I 2C4/5/ OCTO SPIM_P1/ SAI1/ SPI3/ I2S3/ UART4	SDMMC1 /SPI2/I2S 2/SPI3/ I2S3/ SPI6/ UART7/ USART1/ 2/3/6	LPUART1/ SAI4/ SDMMC1/ SPDIFRX1 /SPI6/ UART4/5/ 8	FDCAN1/2 /FMC/ LCD/ OCTO SPIM_P1/ 2/SAI4/ SDMMC2/ SPDIFRX1 /TIM13/14	CRS/ FMC/ LCD/ OCTO SPIM_P1/ OTG1_FS/ OTG1_HS/ SAI4/ SDMMC2/ TIM8	DFSDM1/ ETH/I2C4/ LCD/MDIO S/OCTOSP IM_P1/ SDMMC2/ SWPMI1/ TIM1x/TIM 8/UART7/9/ USART10	FMC/LCD/ MDIOS/ OCTOSPI M_P1/ SDMMC1/ TIM1x/ TIM8	COMP/ DCMI/ PSSI/ LCD/ TIM1x/ TIM23	LCD/ TIM24/ UART5	SYS
	PF10	-	TIM16_BK IN	SAI1_D3	-	PSSI_ D15	-	-	-	-	OCTO SPIM_P1_ CLK	SAI4_D3	-	-	DCMI_ D11/PSSI _D11	LCD_D E	EVENT OUT
	PF11	-	-	-	-	ı	SPI5_ MOSI	-	-	-	OCTO SPIM_P1_ NCLK	SAI4_SD_ B	-	FMC_ NRAS	DCMI_ D12/PSS I_D12	TIM24_ CH1	EVENT OUT
Port F	PF12	-	-	-	-	-	-	-	-	-	OCTO SPIM_P2_ DQS	-	-	FMC_A6	-	TIM24_ CH2	EVENT OUT
	PF13	-	-	-	DFSDM1 _DATIN6	I2C4_ SMBA	-	-	-	-	-	-	-	FMC_A7	-	TIM24_ CH3	EVENT OUT
	PF14	-	-	-	DFSDM1 _CKIN6	I2C4_ SCL	-	-	-	-	-	-	-	FMC_A8	-	TIM24_ CH4	EVENT OUT
	PF15	-	-	-	-	I2C4_ SDA	-	-	-	-	-	-	-	FMC_A9	-	-	EVENT OUT

Pinouts, pin descriptions and alternate functions

			1	T		Table 8	. STM32	H723 pir	n alterna	te functi	ions (cor	tinued)	r	T		ı	T
		AF0	AF1	AF2	AF3	AF4	AF5	AF6	AF7	AF8	AF9	AF10	AF11	AF12	AF13	AF14	AF15
F	Port	sys	FMC/ LPTIM1/ SAI4/TIM1 6/17/TIM1 x/TIM2x	FDCAN3/ PDM_ SAI1/ TIM3/4/5/1 2/15	DFSDM1 /LCD/ LPTIM2/ 3/4/5/ LPUART 1/OCTO SPIM_P1 /2/TIM8	CEC/ DCMI/ PSSI/ DFSDM1 /I2C1/2/3/ 4/5/ LPTIM2/ OCTO SPIM_P1 /TIM15/ USART1/ 10	CEC/ FDCAN3/ SP11/12S 1/SP12/ 12S2/SP1 3/12S3/ SP14/5/6	DFSDM1/I 2C4/5/ OCTO SPIM_P1/ SAI1/ SPI3/ I2S3/ UART4	SDMMC1 /SPI2/I2S 2/SPI3/ I2S3/ SPI6/ UART7/ USART1/ 2/3/6	LPUART1/ SAI4/ SDMMC1/ SPDIFRX1 /SPI6/ UART4/5/ 8	FDCAN1/2 /FMC/ LCD/ OCTO SPIM_P1/ 2/SAI4/ SDMMC2/ SPDIFRX1 /TIM13/14	CRS/ FMC/ LCD/ OCTO SPIM_P1/ OTG1_FS/ OTG1_HS/ SAI4/ SDMMC2/ TIM8	DFSDM1/ ETH/I2C4/ LCD/MDIO S/OCTOSP IM_P1/ SDMMC2/ SWPMI1/ TIM1x/TIM 8/UART7/9/ USART10	FMC/LCD/ MDIOS/ OCTOSPI M_P1/ SDMMC1/ TIM1x/ TIM8	COMP/ DCMI/ PSSI/ LCD/ TIM1x/ TIM23	LCD/ TIM24/ UART5	sys
	PG0	1	-	-	1	-	-	-	-	-	OCTO SPIM_P2_ IO4	ı	UART9_RX	FMC_A10	ı	-	EVENT OUT
	PG1	-	-	-	-	-	-	-	-	-	OCTO SPIM_P2_ IO5	-	UART9_TX	FMC_A11	-	-	EVENT OUT
	PG2	-	-	-	TIM8_ BKIN	-	-	-	-	-	-	-	TIM8_BKIN _COMP12	FMC_A12	-	TIM24_ ETR	EVENT OUT
	PG3	-	-	-	TIM8_ BKIN2	-	-	-	-	-	-	-	TIM8_ BKIN2_ COMP12	FMC_A13	TIM23_ ETR	-	EVENT OUT
	PG4	-	TIM1_BKI N2	-	-	-	-	-	-	-	-	-	TIM1_ BKIN2_ COMP12	FMC_A14/ FMC_BA0	-	-	EVENT OUT
Port G	PG5	ı	TIM1_ ETR	-	-	-	-	-	-	-	-	-	-	FMC_A15/ FMC_BA1	-	-	EVENT OUT
	PG6	ı	TIM17_ BKIN	-	ı	-	-	ı	-	-	-	OCTO SPIM_P1_ NCS	-	FMC_NE3	DCMI_D 12/PSSI_ D12	LCD_R 7	EVENT OUT
	PG7	-	-	-	-	-	-	SAI1_ MCLK_A	USART6 _CK	-	OCTO SPIM_P2_ DQS	-	-	FMC_INT	DCMI_D 13/PSSI_ D13	LCD_ CLK	EVENT OUT
	PG8	-	-	-	TIM8_ ETR	-	SPI6_ NSS/I2S 6_WS	-	USART6 _RTS/ USART6 _DE	SPDIFRX1 _IN3	-	-	ETH_PPS_ OUT	FMC_ SDCLK	-	LCD_G 7	EVENT OUT
	PG9	-	-	FDCAN3_ TX	-	-	SPI1_ MISO/I2S 1_SDI	-	USART6 _RX	SPDIFRX1 _IN4	OCTO SPIM_P1_ IO6	SAI4_FS_ B	SDMMC2_ D0	FMC_NE2/ FMC_NCE	DCMI_ VSYNC/ PSSI_ RDY	-	EVENT OUT

3

Table 8. STM32H723 pin alternate functions (continued)

		AF0	AF1	AF2	AF3	AF4	AF5	AF6	AF7	AF8	AF9	AF10	AF11	AF12	AF13	AF14	AF15
1	Port	sys	FMC/ LPTIM1/ SAI4/TIM1 6/17/TIM1 x/TIM2x	FDCAN3/ PDM_ SAI1/ TIM3/4/5/1 2/15	DFSDM1 /LCD/ LPTIM2/ 3/4/5/ LPUART 1/OCTO SPIM_P1 /2/TIM8	CEC/ DCMI/ PSSI/ DFSDM1 /I2C1/2/3/ 4/5/ LPTIM2/ OCTO SPIM_P1 /TIM15/ USART1/ 10	CEC/ FDCAN3/ SPI1/I2S 1/SPI2/ I2S2/SPI 3/I2S3/ SPI4/5/6	DFSDM1/I 2C4/5/ OCTO SPIM_P1/ SAI1/ SPI3/ I2S3/ UART4	SDMMC1 /SPI2/I2S 2/SPI3/ I2S3/ SPI6/ UART7/ USART1/ 2/3/6	LPUART1/ SAI4/ SDMMC1/ SPDIFRX1 /SPI6/ UART4/5/ 8	FDCAN1/2 /FMC/ LCD/ OCTO SPIM_P1/ 2/SA14/ SDMMC2/ SPDIFRX1 /TIM13/14	CRS/ FMC/ LCD/ OCTO SPIM_P1/ OTG1_FS/ OTG1_HS/ SAI4/ SDMMC2/ TIM8	DFSDM1/ ETH/I2C4/ LCD/MDIO S/OCTOSP IM_P1/ SDMMC2/ SWPMI1/ TIM1x/TIM 8/UART7/9/ USART10	FMC/LCD/ MDIOS/ OCTOSPI M_P1/ SDMMC1/ TIM1x/ TIM8	COMP/ DCMI/ PSSI/ LCD/ TIM1x/ TIM23	LCD/ TIM24/ UART5	sys
	PG10	-	-	FDCAN3_ RX	OCTO SPIM_P2 _IO6	-	SPI1_ NSS/I2S 1_WS	-	-	-	LCD_G3	SAI4_SD_ B	SDMMC2_ D1	FMC_NE3	DCMI_ D2/PSSI _D2	LCD_B	EVENT OUT
	PG11	-	LPTIM1_ IN2	-	-	USART1 0_RX	SPI1_ SCK/I2S 1_CK	-	-	SPDIFRX1 _IN1	OCTO SPIM_P2_ IO7	SDMMC2_ D2	ETH_MII_ TX_EN/ ETH_RMII_ TX_EN	-	DCMI_ D3/PSSI _D3	LCD_B	EVENT OUT
9	PG12	-	LPTIM1_ IN1	-	OCTO SPIM_P2 _NCS	USART1 0_TX	SPI6_ MISO/I2S 6_SDI	-	USART6 _RTS/ USART6 _DE	SPDIFRX1 _IN2	LCD_B4	SDMMC2_ D3	ETH_MII_ TXD1/ETH _RMII_TXD 1	FMC_NE4	TIM23_ CH1	LCD_B 1	EVENT OUT
Port G	PG13	TRACE D0	LPTIM1_ OUT	-	-	USART1 0_CTS/ USART1 0_NSS	SPI6_ SCK/I2S 6_CK	-	USART6 _CTS/ USART6 _NSS	-	-	SDMMC2_ D6	ETH_MII_ TXD0/ETH _RMII_TXD 0	FMC_A24	TIM23_ CH2	LCD_R 0	EVENT OUT
	PG14	TRACE D1	LPTIM1_ ETR	-	-	USART1 0_RTS/ USART1 0_DE	SPI6_ MOSI/I2S 6_SDO	-	USART6 _TX	-	OCTO SPIM_P1_ IO7	SDMMC2_ D7	ETH_MII_ TXD1/ETH _RMII_TXD 1	FMC_A25	TIM23_ CH3	LCD_B 0	EVENT OUT
	PG15	-	-	-	-	-	-	-	USART6 _CTS/ USART6 _NSS	-	OCTO SPIM_P2_ DQS	-	USART10_ CK	FMC_NCA	DCMI_D 13/PSSI_ D13	-	EVENT OUT
Ħ	PH0	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	EVENT OUT
Port H	PH1	=	-	-	-	-	-	-	-	-	-	-	-	-	-	-	EVENT OUT

## 6 Electrical characteristics

### 6.1 Parameter conditions

Unless otherwise specified, all voltages are referenced to V<sub>SS</sub>.

### 6.1.1 Minimum and maximum values

Unless otherwise specified the minimum and maximum values are guaranteed in the worst conditions of junction temperature, supply voltage and frequencies by tests in production on 100% of the devices with a junction temperature at  $T_J$  = 25 °C and  $T_J$  =  $T_{Jmax}$  (given by the selected temperature range).

Data based on characterization results, design simulation and/or technology characteristics are indicated in the table footnotes. Based on characterization, the minimum and maximum values refer to sample tests and represent the mean value plus or minus three times the standard deviation (mean $\pm 3\sigma$ ).

### 6.1.2 Typical values

Unless otherwise specified, typical data are based on  $T_J$  = 25 °C,  $V_{DD}$  = 3.3 V (for the 1.7 V  $\leq$   $V_{DD}$   $\leq$  3.6 V voltage range). They are given only as design guidelines and are not tested.

Typical ADC accuracy values are determined by characterization of a batch of samples from a standard diffusion lot over the full temperature range, where 95% of the devices have an error less than or equal to the value indicated (mean $\pm 2\sigma$ ).

## 6.1.3 Typical curves


Unless otherwise specified, all typical curves are given only as design guidelines and are not tested.

### 6.1.4 Loading capacitor

The loading conditions used for pin parameter measurement are shown in Figure 8.

### 6.1.5 Pin input voltage

The input voltage measurement on a pin of the device is described in Figure 9.



## 6.1.6 Power supply scheme

**VCAP** Core domain (V<sub>CORE</sub>) LDO voltage **VDDLDO** regulator VSS D3 domain (System shifter D1 domain logic, (CPU, peripherals, EXTI, D2 domain Ю IOs RAM) Peripherals, (peripherals, Level s logic RAM) RAM) Flash  $V_{\text{SS}}$ VDD domain LSI, HSI, VDD CSI, HSI48, Power HSE, PLLs switch **VBAT** Backup domain charging Backup **VBAT** regulator Power switch LSE, RTC, Wakeup logic, Backup -BKUP Ю backup RAM IOs egisters, Reset logic  $V_{SS}$ VDD33USB USB FS IOs **VDDA** Analog domain REF\_BUF ADC, DAC OPAMP.  $V_{\mathsf{REF}}$ VREF+ Comparator VREF-V<sub>REF</sub> **VSSA** 

Figure 10. Power supply scheme

Refer to application note AN5419 "Getting started with STM32H723/733, STM32H725/735 and STM32H730 Value Line hardware development" for the possible power scheme and connected capacitors.

### 6.1.7 Current consumption measurement

LDO ON

IDD\_VBAT

VBAT

VDDLO
VDDLO
VDDLO
VDDLO
VDDA

Figure 11. Current consumption measurement scheme

# 6.2 Absolute maximum ratings

Stresses above the absolute maximum ratings listed in *Table 9: Voltage characteristics*, *Table 10: Current characteristics*, and *Table 11: Thermal characteristics* may cause permanent damage to the device. These are stress ratings only and the functional operation of the device at these conditions is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability. Device mission profile (application conditions) is compliant with JEDEC JESD47 Qualification Standard, extended mission profiles are available on demand.

Note:

For information on product lifetime estimation, refer to application note AN5337: Guidelines for estimating STM32H7 MCUs lifetime, available from the STMicroelectronics website www.st.com.

**Table 9. Voltage characteristics** 

Symbols	Ratings	Min	Max	Unit
V <sub>DDX</sub> - V <sub>SS</sub> <sup>(1)</sup>	External main supply voltage (including $V_{DD}$ , $V_{DDLDO}$ , $V_{DDA}$ , $V_{DD33USB}$ , $V_{BAT}$ )	-0.3	4.0	٧
	Input voltage on FT_xxx pins	V <sub>SS</sub> -0.3	Min(V <sub>DD</sub> , V <sub>DDA</sub> , V <sub>DD33USB</sub> , V <sub>BAT</sub> ) +4.0 <sup>(3)(4)</sup>	V
$V_{IN}^{(2)}$	Input voltage on TT_xx pins	V <sub>SS</sub> -0.3	4.0	V
	Input voltage on BOOT0 pin	V <sub>SS</sub>	9.0	V
	Input voltage on any other pins	V <sub>SS</sub> -0.3	4.0	V
$ \Delta V_{DDX} $	Variations between different V <sub>DDX</sub> power pins of the same domain	-	50	mV
V <sub>SSx</sub> -V <sub>SS</sub>	Variations between all the different ground pins	-	50	mV

 All main power (V<sub>DD</sub>, V<sub>DDA</sub>, V<sub>DD33USB</sub>, V<sub>BAT</sub>) and ground (V<sub>SS</sub>, V<sub>SSA</sub>) pins must always be connected to the external power supply, in the permitted range.

- 2. V<sub>IN</sub> maximum must always be respected. Refer to *Table 50: I/O current injection susceptibility* for the maximum allowed injected current values.
- This formula has to be applied on power supplies related to the IO structure described by the pin definition table.
- 4. To sustain a voltage higher than 4 V the internal pull-up/pull-down resistors must be disabled.

**Table 10. Current characteristics** 

Symbols	Ratings	Max	Unit
$\Sigma IV_{DD}$	Total current into sum of all V <sub>DD</sub> power lines (source) <sup>(1)</sup>	620	
ΣIV <sub>SS</sub>	Total current out of sum of all V <sub>SS</sub> ground lines (sink) <sup>(1)</sup>	620	
IV <sub>DD</sub>			
IV <sub>SS</sub>	Maximum current out of each V <sub>SS</sub> ground pin (sink) <sup>(1)</sup>	100	
I <sub>IO</sub>	Output current sunk or sourced by any I/O and control pin, except Pxy_C	20	
	Output current sunk or sourced by Pxy_C pins	1	mA
71	Total output current sunk by sum of all I/Os and control pins <sup>(2)</sup>	140	
ΣI <sub>(PIN)</sub>	Total output current sourced by sum of all I/Os and control pins <sup>(2)</sup>	140	
I <sub>INJ(PIN)</sub> (3)(4)	Injected current on FT_xxx, TT_xx, RST and B pins except PA4, PA5	-5/+0	
	Injected current on PA4, PA5	-0/0	
ΣΙ <sub>ΙΝJ(PIN)</sub>	Total injected current (sum of all I/Os and control pins) <sup>(5)</sup>	±25	

- All main power (V<sub>DD</sub>, V<sub>DDA</sub>, V<sub>DD33USB</sub>) and ground (V<sub>SS</sub>, V<sub>SSA</sub>) pins must always be connected to the external power supplies, in the permitted range.
- This current consumption must be correctly distributed over all I/Os and control pins. The total output current must not be sunk/sourced between two consecutive power supply pins referring to high pin count QFP packages.
- Positive injection is not possible on these I/Os and does not occur for input voltages lower than the specified maximum value.
- A positive injection is induced by V<sub>IN</sub>>V<sub>DD</sub> while a negative injection is induced by V<sub>IN</sub><V<sub>SS</sub>. I<sub>INJ(PIN)</sub> must never be exceeded. Refer also to *Table 9: Voltage characteristics* for the maximum allowed input voltage values.
- When several inputs are submitted to a current injection, the maximum ∑I<sub>INJ(PIN)</sub> is the absolute sum of the
  positive and negative injected currents (instantaneous values).

**Table 11. Thermal characteristics** 

Symbol	Ra	Ratings			
T <sub>STG</sub>	Storage temperature range	Storage temperature range			
TJ	Maximum junction temperature	Industrial temperature range 6	125		

# 6.3 Operating conditions

# 6.3.1 General operating conditions

Table 12. General operating conditions

Symbol	Parameter	Operating conditions	Min	Тур	Max	Unit
V <sub>DD</sub>	Standard operating voltage	-	1.62 <sup>(1)</sup>	-	3.6	
V <sub>DDLDO</sub>	Supply voltage for the internal regulator	$V_{DDLDO} \le V_{DD}$	1.62 <sup>(1)</sup>	-	3.6	
	Standard operating voltage,	USB used	3.0	-	3.6	
V <sub>DD33USB</sub>	USB domain	USB not used	0	-	3.6	
		ADC or COMP used	1.62	-		
		DAC used	1.8	-		
		OPAMP used	2.0	-		
$V_{DDA}$	Analog operating voltage	VREFBUF used	1.8	-	3.6	
		ADC, DAC, OPAMP, COMP, VREFBUF not used	0	-		
V <sub>BAT</sub>	Supply voltage for Backup domain	-	1.2 <sup>(2)</sup>	-	3.6	٧
		TT_xx I/O except Pxy_C	-0.3	-	V <sub>DD</sub> +0.3	
V <sub>IN</sub>	I/O Input voltage	Pxy_C I/O	-0.3	-	Min(V <sub>DDA</sub> , V <sub>DD</sub> ) + 0.3	
VIN	"O input voltage	воото	0	-	9	
		All I/Os except BOOT0, TT_xx and Pxy_C	-0.3	-	Min(V <sub>DD</sub> , V <sub>DDA</sub> , V <sub>DD33USB</sub> ) + 3. 6 < 5.5 <sup>(3)</sup>	
		VOS3	0.95	1.0	1.05	
	Internal regulator ON (LDO) <sup>(4)</sup>	VOS2	1.05	1.10	1.15	
	Internal regulator ON (LDO)(*)	VOS1	1.15	1.21	1.26	
V		VOS0	1.30	1.36	1.40	V
V <sub>CORE</sub>		VOS3	0.98	1.03	1.08	]
	Regulator OFF: external V <sub>CORE</sub> voltage must be supplied from	VOS2	1.08	1.13	1.18	
	external regulator on VCAP pins	VOS1	1.18	1.23	1.28	
		VOS0	1.33	1.38	1.40	

Table 12. General operating conditions (continued)

Symbol	Parameter	Operating conditions	Min	Тур	Max	Unit
		VOS3	-	-	170	
		VOS2	-	-	300	
f <sub>CPU</sub>	Arm <sup>®</sup> Cortex <sup>®</sup> -M7 clock	VOS1	-	-	400	
CFU	frequency	VOS0	-	-	520	
		VOS0 and CPU_FREQ_BOOST	-	-	550	
		VOS3	-	-	85	
£	AVI alask fraguanav	VOS2	-	-	150	
f <sub>ACLK</sub>	AXI clock frequency	VOS1	-	-	200	
		VOS0	-	-	275	MHz
		VOS3	-	-	85	
£	ALID aloak froguency	VOS2	-	-	150	
f <sub>HCLK</sub>	AHB clock frequency	VOS1	-	-	200	
		VOS0	-	-	275	
		VOS3	-	-	42.5 <sup>(5)</sup>	
	ADD aloak from an analy	VOS2	-	-	75	
f <sub>PCLK</sub>	APB clock frequency	VOS1	-	-	100	
		VOS0	-	-	137.5	
	Ambient temperature for temperature range 3	Maximum power dissipation	-40		125	
T <sub>A</sub> <sup>(6)</sup>	Ambient temperature for	Maximum power dissipation	-40		85	°C
	temperature range 6	Low-power dissipation <sup>(7)</sup>	-40		105	

When RESET is released, the functionality is guaranteed down to V<sub>PDRmax</sub> or down to the specified V<sub>DDmin</sub> when the PDR is OFF. The PDR can only be switched OFF though the PDR\_ON pin that not available in all packages.

<sup>2.</sup>  $V_{BAT}$  minimum value can be reduced to 0 V if  $V_{DD}$  is present.

<sup>3.</sup> This formula has to be applied on power supplies related to the I/O structure described by the pin definition table.

<sup>4.</sup> At startup, the external  $V_{CORE}$  voltage must remain higher or equal to 1.10 V before disabling the internal regulator (LDO).

<sup>5.</sup> This value corresponds to the maximum APB clock frequency when at least one peripheral is enabled.

<sup>6.</sup> The device junction temperature must be kept below maximum T<sub>J</sub> indicated in *Table 13: Supply voltage and maximum temperature configuration* and the maximum temperature.

In low-power dissipation state, T<sub>A</sub> can be extended to this range as long as T<sub>J</sub> does not exceed T<sub>Jmax</sub> (see Section 7.6: Thermal characteristics).

Power scale	V <sub>CORE</sub> source	Max. T <sub>J</sub> (°C)	Min. V <sub>DD</sub> (V)	Min. V <sub>DDLDO</sub> (V)
VOS0	LDO	105	1.7	1.7
VO30	External (Bypass)	105	1.62	-
VOS1	LDO	125	1.62	1.62
VO31	External (Bypass)	125	-	-
VOS2 or VOS3	LDO	125	1.62	1.62
VO32 01 VO33	External (Bypass)	125	-	-
	LDO	125	2	2
SVOS4/SVOS5	LDO	105	1.62	1.62
	External (Bypass)	125	1.62	-

Table 13. Supply voltage and maximum temperature configuration

### 6.3.2 VCAP external capacitor

Stabilization for the main regulator is achieved by connecting an external capacitor  $C_{\text{EXT}}$  to the VCAP pin.  $C_{\text{EXT}}$  is specified in *Table 14*. Two external capacitors can be connected to VCAP pins.

ESR

C

R Leak

MS19044V2

Figure 12. External capacitor C<sub>EXT</sub>

1. Legend: ESR is the equivalent series resistance.

Table 14. VCAP operating conditions<sup>(1)</sup>

Symbol	Parameter	Conditions
CEXT	Capacitance of external capacitor	2.2 µF <sup>(2)(3)</sup>
ESR	ESR of external capacitor	< 100 mΩ

- 1. When bypassing the voltage regulator, the two 2.2  $\mu$ F V<sub>CAP</sub> capacitors are not required and should be replaced by two 100 nF decoupling capacitors.
- 2. This value corresponds to CEXT typical value. A variation of  $\pm$ 20% is tolerated.
- 3. If a third VCAP pin is available on the package, it must be connected to the other VCAP pins but no additional capacitor is required.

# 6.3.3 Operating conditions at power-up / power-down

Subject to general operating conditions for  $T_A$ .

Table 15. Operating conditions at power-up/power-down

Symbol	Parameter	Min	Max	Unit
+	V <sub>DD</sub> rise time rate	0	$\infty$	
t <sub>VDD</sub>	V <sub>DD</sub> fall time rate	10	∞	
4	V <sub>DDA</sub> rise time rate	0	∞	
t <sub>VDDA</sub>	V <sub>DDA</sub> fall time rate	10	∞	μs/V
4	V <sub>DDUSB</sub> rise time rate	0	∞	μ5/ ν
<sup>t</sup> VDDUSB	V <sub>DDUSB</sub> fall time rate	10	∞	
t <sub>VCORE</sub> (1)	V <sub>CORE</sub> rise time rate <sup>(2)</sup>	0	285	
VCORE` ′	V <sub>CORE</sub> fall time rate	10	∞	

t<sub>VCORE</sub> should be achieved when V<sub>CORE</sub> is provided by an external supply voltage (bypass with VDDLDO = V<sub>CORE</sub>).

<sup>2.</sup>  $V_{CORE}$  rising slope must respect the above constraints. There are no constraints on the delay between  $V_{DD}$  rising and  $V_{CORE}$  rising.

# 6.3.4 Embedded reset and power control block characteristics

The parameters given in *Table 16* are derived from tests performed under ambient temperature and  $V_{DD}$  supply voltage conditions summarized in *Table 12: General operating conditions*.

Table 16. Reset and power control block characteristics

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
t <sub>RSTTEMPO</sub> <sup>(1)</sup>	Reset temporization after BOR0 released	-	-	377	550	μs
	Power-on/power-down reset	Rising edge <sup>(1)</sup>	1.62	1.67	1.71	
V <sub>BOR0/POR/PDR</sub>	threshold	Falling edge	1.58	1.62	1.68	
V	Brown-out reset threshold 1	Rising edge	2.04	2.10	2.15	
V <sub>BOR1</sub>	Brown-out reset timeshold 1	Falling edge	1.95	2.00	2.06	
V	Brown out road throshold 2	Rising edge	2.34	2.41	2.47	
$V_{BOR2}$	Brown-out reset threshold 2	Falling edge	2.25	2.31	2.37	
	Brown out road throshold 2	Rising edge	2.63	2.70	2.78	
V <sub>BOR3</sub>	Brown-out reset threshold 3	Falling edge	2.54	2.61	2.68	
	Programmable Voltage	Rising edge	1.90	1.96	2.01	
$V_{PVD0}$	Detector threshold 0	Falling edge	1.81	1.86	1.91	
	Programmable Voltage	Rising edge	2.05	2.10	2.16	\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \
V <sub>PVD1</sub>	Detector threshold 1	Falling edge	1.96	2.01	2.06	V
	Programmable Voltage	Rising edge	2.19	2.26	2.32	
$V_{PVD2}$	Detector threshold 2	Falling edge	2.10	2.15	2.21	
	Programmable Voltage	Rising edge	2.35	2.41	2.47	
V <sub>PVD3</sub>	Detector threshold 3	Falling edge	2.25	2.31	2.37	
	Programmable Voltage	Rising edge	2.49	2.56	2.62	
$V_{PVD4}$	Detector threshold 4	Falling edge	2.39	2.45	2.51	
	Programmable Voltage	Rising edge	2.64	2.71	2.78	
$V_{PVD5}$	Detector threshold 5	Falling edge	2.55	2.61	2.68	
	Programmable Voltage	Rising edge	2.78	2.86	2.94	
V <sub>PVD6</sub>	Detector threshold 6	Falling edge in Run mode	2.69	2.76	2.83	
V <sub>hyst_POR_PDR</sub>	Hysteresis voltage for Power-on/power-down reset (including BOR0)	Hysteresis in Run mode	-	43.00	-	mV
V <sub>hyst_BOR_PVD</sub>	Hysteresis voltage for BOR (except BOR0)	Hysteresis in Run mode	-	100	-	
I <sub>DD_BOR_PVD</sub> <sup>(1)</sup>	BOR and PVD consumption from V <sub>DD</sub>	<del>-</del>	-	-	0.630	μA
I <sub>DD_POR_PVD</sub>	POR and PVD consumption from V <sub>DD</sub>	-	0.8	-	1.200	μΑ



Table 16. Reset and power control block characteristics (continued)

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
V	Analog voltage detector for	Rising edge	1.66	1.71	1.76	
V <sub>AVM_0</sub>	V <sub>DDA</sub> threshold 0	Falling edge	1.56	1.61	1.66	
V	Analog voltage detector for	Rising edge	2.06	2.12	2.19	
V <sub>AVM_1</sub>	V <sub>DDA</sub> threshold 1	Falling edge	1.96	2.02	2.08	v
V	Analog voltage detector for	Rising edge	2.42	2.50	2.58	V
V <sub>AVM_2</sub>	V <sub>DDA</sub> threshold 2	Falling edge	2.35	2.42	2.49	
\/	Analog voltage detector for	Rising edge	2.74	2.83	2.91	
V <sub>AVM_3</sub>	V <sub>DDA</sub> threshold 3	Falling edge	2.64	2.72	2.80	
V <sub>hyst_VDDA</sub>	Hysteresis of V <sub>DDA</sub> voltage detector	-	-	100	-	mV
I <sub>DD_PVM</sub>	PVM consumption from V <sub>DD(1)</sub>	-	-	-	0.25	μА
I <sub>DD_VDDA</sub>	Voltage detector consumption on V <sub>DDA</sub> <sup>(1)</sup>	Resistor bridge	-	-	2.5	μА

<sup>1.</sup> Guaranteed by design.

# 6.3.5 Embedded reference voltage characteristics

The parameters given in *Table 17* are derived from tests performed under ambient temperature and V<sub>DD</sub> supply voltage conditions summarized in *Table 12: General operating conditions*.

Table 17. Embedded reference voltage

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
V <sub>REFINT</sub>	Internal reference voltages	$-40^{\circ}\text{C} < \text{T}_{\text{J}} < \text{T}_{\text{Jmax}}$	1.180	1.216	1.255	V
t <sub>S_vrefint</sub> (1)(2)	ADC sampling time when reading the internal reference voltage	-	4.3	-	-	
t <sub>S_vbat</sub> <sup>(2)</sup>	VBAT sampling time when reading the internal VBAT reference voltage	-	9	-	-	μs
t <sub>start_vrefint</sub> (2)	Start time of reference voltage buffer when ADC is enable	-	-	-	4.4	
I <sub>refbuf</sub> <sup>(2)</sup>	Reference Buffer consumption for ADC	V <sub>DD</sub> = 3.3 V	9	13.5	23	μΑ
ΔV <sub>REFINT</sub> <sup>(2)</sup>	Internal reference voltage spread over the temperature range	-40°C < T <sub>J</sub> < T <sub>Jmax</sub>		5	15	mV
T <sub>coeff</sub> <sup>(2)</sup>	Average temperature coefficient	Average temperature coefficient	-	20	70	ppm/°C
V <sub>DDcoeff</sub> <sup>(2)</sup>	Average Voltage coefficient	3.0 V < V <sub>DD</sub> < 3.6 V	-	10	1370	ppm/V



	Table III Elliber	adda roidroilda voitago (	ooniiiiao	ω,		
Symbol	nbol Parameter Conditions		Min	Тур	Max	Unit
V <sub>REFINT_DIV1</sub>	1/4 reference voltage	-	-	25	-	
V <sub>REFINT_DIV2</sub>	1/2 reference voltage	-	-	50	-	% V <sub>REFINT</sub>
V <sub>REFINT DIV3</sub>	3/4 reference voltage	-	-	75	-	INCLINI

Table 17. Embedded reference voltage (continued)

- 1. The shortest sampling time for the application can be determined by multiple iterations.
- 2. Guaranteed by design.
- 3. Guaranteed by design. and tested in production at 3.3 V.

Table 18. Internal reference voltage calibration values

Symbol	Parameter	Memory address
V <sub>REFIN_CAL</sub>	Raw data acquired at temperature of 30 °C, V <sub>DDA</sub> = 3.3 V	1FF1 E860 - 1FF1 E861

### 6.3.6 Embedded USB regulator characteristics

The parameters given in *Table 19* are derived from tests performed under ambient temperature and V<sub>DD</sub> supply voltage conditions summarized in *Table 12: General operating conditions*.

Table 19. USB regulator characteristics

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
V <sub>REGOUTV33V</sub>	Regulated output voltage	-	3	-	3.6	V
Іоит	Output current load sinked by USB block	-	-	-	20	mA
T <sub>WKUP</sub>	Wakeup time	-	-	120	170	us

### 6.3.7 Supply current characteristics

The current consumption is a function of several parameters and factors such as the operating voltage, ambient temperature, I/O pin loading, device software configuration, operating frequencies, I/O pin switching rate, program location in memory and executed binary code.

The current consumption is measured as described in *Figure 11: Current consumption measurement scheme*.

All the Run-mode current consumption measurements given in this section are performed with a CoreMark code.

119/257

### Typical and maximum current consumption

The MCU is placed under the following conditions:

- All I/O pins are in analog input mode.
- All peripherals are disabled except when explicitly mentioned.
- The flash memory access time is adjusted with the minimum wait states number, depending on the f<sub>ACLK</sub> frequency (refer to the table "Number of wait states according to CPU clock (f<sub>rcc c ck</sub>) frequency and V<sub>CORE</sub> range" available in the reference manual).
- When the peripherals are enabled, the AHB clock frequency is the CPU frequency divided by 2 and the APB clock frequency is AHB clock frequency divided by 2.
- For typical values, the power supply is 3 V unless otherwise specified.

The parameters given in the below tables are derived from tests performed at supply voltage conditions summarized in *Table 12: General operating conditions*, and at ambient temperature unless otherwise specified.

Table 20. Typical and maximum current consumption in Run mode, code with data processing running from  ${\rm ITCM}^{(1)}$ 

				-				ax <sup>(2)</sup>							
Symbol	Parameter	Condition	ons	f <sub>rcc_c_ck</sub> (MHz)	Тур	T <sub>J</sub> = 25 °C	T <sub>J</sub> = 85 °C	T <sub>J</sub> = 105 °C	T <sub>J</sub> = 125 °C	Unit					
			VOS0 <sup>(3)</sup>	550	145	170	260	330	-						
			VO30.7	520	135	160	260	320	-						
				520	135	160	260	320	-						
	All			VOS0	480	125	150	250	310	-					
			VO30	450	115	150	240	300	-						
				400	105	130	230	290	-						
			V004	400	90.5	110	170	220	280						
		ΔII	ДΙΙ	Щ	VOS1	300	69.5	84	150	200	260				
	peripherals		300	63	74	130	170	220							
		disabled	V000	280	58	69	120	160	210						
			VOS2	216	45.5	56	110	150	200						
				200	42	53	110	140	200						
	Supply		VOS3			170	32.5	40	80	110	160				
I <sub>DD</sub>	current in Run mode								168	32	40	79	110	160	mA
							VOS3	144	28	36	75	110	150		
				60	13.5	21	61	90	140						
				25	6.9	14	54	83	130						
			VOS0	550	215	250	360	430	-	1					
			(3)	520	205	240	350	420	-						
			1,000	520	205	240	350	420	-						
		All	VOS0	400	160	190	300	370	-						
		All peripherals enabled	1/00/	400	135	160	230	290	360	]					
			VOS1	300	105	130	200	250	330	1					
			1,005	300	95	110	170	210	280	1					
			VOS2		VOS2	280	88	100	160	210	270	1			
			VOS3	170	49	58	110	140	190	]					

<sup>1.</sup> Data are in DTCM for best computation performance, the cache has no influence on consumption in this case.

<sup>2.</sup> Guaranteed by characterization results, unless otherwise specified.

<sup>3.</sup> CPU\_FREQ\_BOOST is enabled.

Table 21. Typical and maximum current consumption in Run mode, code with data processing running from flash memory, cache  $\mathrm{ON}^{(1)}$ 

			_				Ма	x <sup>(2)</sup>																						
Symbol	Parameter	Conditi	ons	f <sub>rcc_c_ck</sub> (MHz)	Тур	T <sub>J</sub> = 25 °C	T <sub>J</sub> = 85 °C	T <sub>J</sub> = 105 °C	T <sub>J</sub> = 125 °C	Unit																				
			VOS0 <sup>(3)</sup>	550	145	170	270	330	-																					
			VO30\	520	140	170	260	320	-																					
				VOS0	520	140	170	260	320	ı																				
			VO30	400	110	140	230	290	ı																					
			VOS1	400	92	110	180	220	290																					
				V031	300	71	86	150	200	260																				
				300	64	75	130	170	220																					
	All peripherals disabled			280	59	70	120	160	210																					
		disabled	VOS2	216	46.5	-	-	-	-																					
					200	42.5	53	110	140	200																				
				180	36	43	83	120	160																					
	Sunnly		vo		170	33.5	41	81	110	160																				
I <sub>DD</sub>	current in Run							168	33	-	-	-	-	mA																
	mode					VOS3	144	29	-	-	-	-																		
				60	14	-	-	-	-																					
				25	6.85	-	-	-	-																					
			VOS0	550	220	250	360	430	-																					
			(3)	520	210	240	350	420	-																					
			V000	520	210	240	350	420	-																					
	All peripherals enabled	ΔII	VOS0	400	160	190	300	370	-																					
		V084	400	140	160	240	290	360																						
		enabled	VOS1	300	105	130	200	250	330																					
			V062	300	96	110	170	210	280																					
			VOS2	VOS2	VOS2	VOS					VC	VOS2	280	89	110	160	210	270												
			VOS3	170	50	59	110	140	190																					

<sup>1.</sup> Data are in DTCM for best computation performance, the cache has no influence on consumption in this case.

<sup>2.</sup> Guaranteed by characterization results, unless otherwise specified.

<sup>3.</sup> CPU\_FREQ\_BOOST is enabled.

Table 22. Typical and maximum current consumption in Run mode, code with data processing running from flash memory, cache  ${\sf OFF}^{(1)}$ 

Symbol	Parameter	Conditions		f <sub>rcc_c_ck</sub> (MHz)	Тур	Unit											
			VOS0 <sup>(2)</sup>	550	99												
			VO30\	520	95												
			VOS0	520	95												
			VO30	400	76.5												
		All peripherals disabled	VOS1	400	66.5												
		disasied	VUS1	300	51.5												
															VOSS	300	47.5
		VOS2	280	43.5													
,	Supply current		VOS3	170	24.5	m Λ											
I <sub>DD</sub>	in Run mode				VOS0 <sup>(2)</sup>	550	170	mA									
			VUSU-7	520	165												
								VOCO	520	165							
			VOS0	400	130												
		All peripherals enabled	V/OC4	400	115												
		Shabisa	VOS1	300	87												
			V000	300	79												
			VOS2	280	73.5												
			VOS3	170	41												

<sup>1.</sup> Data are in DTCM for best computation performance, the cache has no influence on consumption in this case.

<sup>2.</sup> CPU\_FREQ\_BOOST is enabled.

Table 23. Typical consumption in Run mode and corresponding performance versus code position

Symbol	Parameter	Conditi	ions	f <sub>rcc_c_c_c k</sub>	Coremark	Typ	Unit	I <sub>DD</sub> /	Unit
Syllibol	raiailletei	Peripheral	Code	(MHz)	Coremark	Тур	Onit	Coremark	Oilit
			ITCM	550	2777	145		52.2	
		All	FLASH	550	2777	145		52.2	
		peripherals disabled, cache ON Supply current in	AXI SRAM	550	2777	145		52.2	
	Supply		SRAM 1	550	2777	150		54.0	μΑ/ Core-
I <sub>DD</sub>	current in		SRAM 4	550	2777	145	mA	52.2	
	Run mode		FLASH	550	923	99		107.3	mark
	All peripherals		AXI SRAM	550	1271	105		82.6	
		cache OFF	SRAM 1	550	790	96.5		122.2	
			SRAM 4	550	723	89.5		123.8	

Table 24. Typical current consumption in Autonomous mode

Symbol	Parameter	Conditions		f <sub>rcc_c_c k</sub> (MHz)	Тур	Unit
	Supply current in	Run, D1Stop, D2Stop	VOS3	64	3.6	
I <sub>DD</sub>	I <sub>DD</sub> Supply current in Autonous mode	Run, D1Standby, D2Standby	VOS3	64	2.6	mA

Table 25. Typical and maximum current consumption in Sleep mode

		Conditions		•			Ма	ıx <sup>(1)</sup>			
Symbol	Parameter			† <sub>rcc_c_ck</sub> (MHz)	Тур	T <sub>J</sub> = 25 °C	T <sub>J</sub> = 85 °C	T <sub>J</sub> = 105 °C	T <sub>J</sub> = 125 °C	Unit	
				VOS0	550	36	-	-	-	-	
		(2)	520	33.5	60	170	240	-			
		Supply All	VOS0 s VOS1	520	33.5	60	170	240	-		
	Supply			400	27	52	160	230	ı		
I <sub>DD(Sleep)</sub>	current in	peripherals		400	22.5	39	110	170	240	mA	
	Sleep mode	leep mode disabled	VO31	300	18.5	34	110	160	240		
			VOS2	300	16.5	28	85	130	190		
			VU32	170	9.7	21	78	120	190		
			VOS3	170	8.5	17	61	96	150		

<sup>1.</sup> Guaranteed by characterization results.

<sup>2.</sup> CPU\_FREQ\_BOOST is enabled.

Symbol					Max <sup>(1)</sup>				
	Parameter	Тур	T <sub>J</sub> = 25 °C	T <sub>J</sub> = 85 °C	T <sub>J</sub> = 105 °C	T <sub>J</sub> = 125 °C	Unit		
	Supply current in Stop and DStop modes	Supply current in Stop and DStop modes  Flash memory in low-power mode  SVOS  SVOS  SVOS  SVOS  SVOS  Flash memory in normal mode	SVOS5	0.52	3.7	26	44	72	
			SVOS4	0.81	6.1	39	64	110	
			SVOS3	1.15	8.6	51	82	130	mA
I <sub>DD</sub> (Stop)			SVOS5	0.535	3.7	26	44	72	IIIA
			SVOS4	0.96	6.2	39	64	110	
			SVOS3	1.45	8.8	51	83	130	

Table 26. Typical and maximum current consumption in Stop mode

Table 27. Typical and maximum current consumption in Standby mode

		Conditions		Typ <sup>(1)</sup>			Max at 3.6 V <sup>(2)</sup>					
Symbol	Parameter	Backup SRAM	RTC and LSE <sup>(3)</sup>	1.65 V	2.4 V	3 V	3.3 V	T <sub>J</sub> = 25 ° C	T <sub>J</sub> = 85 ° C	T <sub>J</sub> = 105° C	T <sub>J</sub> = 125 ° C	Unit
	Supply	OFF	OFF	2.2	2.35	2.5	2.8	-	-	-	-	
I <sub>DD</sub>	current in Standby	ON	OFF	3.5	3.7	4	4.3	-	-	-	1	
(Standby)	mode,	OFF	ON	2.2	2.4	2.85	3.25	4.5	15	30	64	μΑ
	IWDG OFF	ON	ON	3.5	3.8	4.35	4.75	8.3	39	75	140	

These values are given for PDR OFF. When the PDR is ON, the typical current consumption is increased (refer to Table 16: Reset and power control block characteristics.

Table 28. Typical and maximum current consumption in  $V_{\text{BAT}}$  mode

Sym- bol	Para- meter	Condi	tions	Тур				Max at 3.6 V <sup>(1)(2)</sup>				
		Back-up SRAM	RTC and LSE <sup>(3)</sup>	1.2 V	2 V	3 V	3.3 V	T <sub>J</sub> = 25 °C	T <sub>J</sub> = 85 °C	T <sub>J</sub> = 105 ° C	T <sub>J</sub> = 125° C	Unit
	Supply current in VBAT mode	OFF	OFF	0.008	0.01	0.025	0.05	0.3	3.1	7.4	18	
I <sub>DD</sub>		ON	OFF	1.5	1.7	1.9	1.9	4	28	53	91	μΑ
(VBAT)		OFF	ON	0.4	0.5	0.75	0.8	-	-	-	-	
		ON	ON	1.8	2.1	2.8	3.2	-	ı	ı	-	

<sup>1.</sup> Guaranteed by characterization results.

### I/O system current consumption

The current consumption of the I/O system has two components: static and dynamic.



DS13313 Rev 4 125/257

<sup>1.</sup> Guaranteed by characterization results.

<sup>2.</sup> Guaranteed by characterization results.

<sup>3.</sup> The LSE is in Low-drive mode.

<sup>2.</sup> The LDO regulator is used before switching to  $V_{\mbox{\footnotesize BAT}}$  mode.

<sup>3.</sup> The LSE is in Low-drive mode.

### I/O static current consumption

All the I/Os used as input with pull-up or pull-down generate a current consumption when the pin is externally held to the opposite level.

The value of this current consumption can be simply computed by using the pull-up/pull-down resistors values given in *Table 51: I/O static characteristics*.

For the output pins, any internal or external pull-up or pull-down and external load must also be considered to estimate the current consumption.

An additional I/O current consumption is due to I/Os configured as inputs if an intermediate voltage level is externally applied. This current consumption is caused by the input Schmitt trigger circuits used to discriminate the input value. Unless this specific configuration is required by the application, this supply current consumption can be avoided by configuring these I/Os in analog mode. This is notably the case of ADC input pins which should be configured as analog inputs.

Caution:

Any floating input pin can also settle to an intermediate voltage level or switch inadvertently, as a result of external electromagnetic noise. To avoid a current consumption related to floating pins, they must either be configured in analog mode, or forced internally to a definite digital value. This can be done either by using pull-up/down resistors or by configuring the pins in output mode.

#### I/O dynamic current consumption

In addition to the internal peripheral current consumption (see *Table 29: Peripheral current consumption in Run mode*), the I/Os used by an application also contribute to the current consumption. When an I/O pin switches, it uses the current from the MCU supply voltage to supply the I/O pin circuitry and to charge/discharge the capacitive load (internal and external) connected to the pin:

$$I_{SW} = V_{DDx} \times f_{SW} \times C_{I}$$

where

 $I_{SW}$  is the current sunk by a switching I/O to charge/discharge the capacitive load  $V_{DDx}$  is the MCU supply voltage

f<sub>SW</sub> is the I/O switching frequency

 $C_I$  is the total capacitance seen by the I/O pin:  $C = C_{INT} + C_{EXT}$ 

The test pin is configured in push-pull output mode and is toggled by software at a fixed frequency.

### On-chip peripheral current consumption

The MCU is placed under the following conditions:

- At startup, all I/O pins are in analog input configuration.
- All peripherals are disabled unless otherwise mentioned.
- The I/O compensation cell is enabled.
- f<sub>rcc\_c\_ck</sub> is the CPU clock. f<sub>PCLK</sub> = f<sub>rcc\_c\_ck</sub>/4, and f<sub>HCLK</sub> = f<sub>rcc\_c\_ck</sub>/2.
   The given value is calculated by measuring the difference of current consumption
  - with all peripherals clocked off
  - with only one peripheral clocked on
  - $\qquad f_{\text{rcc\_c\_ck}} = 550 \text{ MHz (Scale 0)}, \ f_{\text{rcc\_c\_ck}} = 400 \text{ MHz (Scale 1)}, \ f_{\text{rcc\_c\_ck}} = 300 \text{ MHz (Scale 2)}, \ f_{\text{rcc\_c\_ck}} = 170 \text{ MHz (Scale 3)}$
- The ambient operating temperature is 25 °C and V<sub>DD</sub>=3.3 V
- The LDO regulator supplies V<sub>CORE</sub>.

Table 29. Peripheral current consumption in Run mode

Peripheral			I <sub>DD(Typ)</sub>					
	renpheral	VOS0	VOS1	VOS2	VOS3	- Unit		
	MDMA	3.70	3.10	2.90	2.60			
	DMA2D	2.70	2.30	2.10	1.90			
	Flash memory	15.20	14.00	12.00	10.90			
	FMC registers	0.90	0.90	0.80	0.70			
	FMC kernel	7.00	6.10	5.60	5.40			
	OCTOSPI1 registers	1.40	1.30	0.50	0.40			
AHB3	OCTOSPI1 kernel	3.10	1.20	0.50	0.20	- μΑ/MHz		
ALIBS	SDMMC1 registers	8.70	7.60	6.90	6.10	μΑνίνιι iz		
	SDMMC1 kernel	2.10	1.80	1.40	1.20			
	OCTOSPI2 registers	1.40	1.30	0.90	0.60			
	OCTOSPI2 kernel	2.50	1.50	1.40	0.50			
	AXI SRAM	8.50	7.50	6.90	6.00			
	DMA1	0.70	0.60	0.50	0.40			
	DMA2	1.00	0.80	0.70	0.70			
	DMAMUX1	0.10	0.10	0.10	0.10			
	ADC1/2 registers	4.50	4.00	3.60	2.30			
AHB1	ADC1/2 kernel	0.90	0.80	0.60	0.40	μΑ/MHz		
	USB1 registers	20.80	17.50	16.50	14.80			
	USB1 kernel	1.20	0.90	0.90	0.90			
	USB1 ULPI kernel	31.00	30.00	29.50	27.00			
	Ethernet	17.30	14.40	13.70	12.30			



DS13313 Rev 4 127/257

Table 29. Peripheral current consumption in Run mode (continued)

	Peripheral -		I <sub>DD(Typ)</sub>					
	renpheral	VOS0	VOS1	VOS2	VOS3	Unit		
	DCMI	4.80	4.00	3.80	3.40			
	HSEM	0.60	0.60	0.10	0.10			
	RNG1 registers	1.20	1.00	0.90	0.70			
	RNG1 kernel	15.00	13.60	10.00	9.00			
	SDMMC2 registers	15.00	12.20	11.70	10.40			
	SDMMC2 kernel	2.10	1.80	1.40	1.20			
AHB2	BDMA	6.50	5.90	4.80	4.30	μΑ/MHz		
	SRAM1	2.40	2.00	1.80	1.60			
-	SRAM2	2.70	2.30	2.00	1.80			
-	CORDIC	0.80	0.60	0.50	0.50	İ		
_	FMAC	2.40	2.10	1.90	1.60			
	GPIOA	0.10	0.10	0.10	0.10			
	GPIOB	0.90	0.80	0.10	0.10			
	GPIOC	0.50	0.10	0.10	0.10			
	GPIOD	0.90	0.80	0.10	0.10			
	GPIOE	0.90	0.80	0.10	0.10			
_	GPIOF	0.30	0.10	0.10	0.10			
	GPIOG	0.90	0.80	0.30	0.20			
ALID4	GPIOH	0.10	0.10	0.10	0.10			
AHB4	GPIOJ	0.90	0.80	0.30	0.20			
	GPIOK	0.80	0.80	0.10	0.10	- μA/MHz		
	HSEM	0.60	0.60	0.10	0.10	1		
-	BDMA	6.50	5.90	4.80	4.30	1		
	CRC	0.90	0.30	0.30	0.30	1		
	ADC3 registers	2.10	1.40	1.30	1.20	1		
-	ADC3 kernel	0.40	0.30	0.30	0.20	1		
-	Backup SRAM	1.80	1.00	1.00	0.80			
ADDO	LTDC	9.00	7.90	7.70	6.40	1		
APB3	WWDG1	0.60	0.50	0.50	0.50	1		

Table 29. Peripheral current consumption in Run mode (continued)

Bartishaud			I <sub>DD(Typ)</sub>					
	Peripheral	VOS0	VOS1	VOS2	VOS3	Unit		
	TIM2	4.50	4.40	3.30	3.00			
-	TIM3	3.80	3.20	2.90	2.70			
-	TIM4	3.60	3.10	2.60	2.50			
-	TIM5	4.10	3.40	3.10	2.90			
- -	TIM6	1.50	1.10	1.00	1.00			
-	TIM7	1.40	1.10	0.90	0.90			
-	TIM12	2.30	1.80	1.60	1.60			
-	TIM13	1.90	1.40	1.30	1.20			
-	TIM14	1.60	1.20	1.10	1.10			
-	TIM23	4.60	3.90	3.60	3.40			
-	TIM24	4.40	3.80	3.50	3.30			
-	LPTIM1 registers	3.50	2.90	2.70	2.60			
-	LPTIM1 kernel	2.60	2.30	2.00	1.80			
-	SPI2 registers	2.10	1.60	0.90	0.80			
-	SPI2 kernel	1.50	1.20	1.10	1.00	_		
-	SPI3 registers	2.40	2.00	1.90	1.80			
APB1	SPDIFRX registers	0.60	0.50	0.50	0.50	μΑ/MHz		
-	SPDIFRX kernel	3.50	2.80	2.40	2.20	_		
-	USART2 registers	6.60	5.70	5.20	4.90			
-	USART2 kernel	4.80	4.80	4.60	3.80	_		
-	USART3 registers	5.90	5.40	4.60	4.30			
-	USART3 kernel	4.00	3.40	3.00	2.90			
-	UART4 registers	5.60	4.80	3.50	3.10	_		
-	UART4 kernel	3.80	3.20	3.00	2.40			
-	UART5 registers	5.60	4.60	4.40	4.00			
-	UART5 kernel	3.90	3.40	3.30	3.20	1		
-	UART7 registers	5.40	4.60	4.20	3.90	1		
-	UART7 kernel	3.80	3.30	3.00	3.00	1		
-	UART8 registers	5.60	4.10	3.50	3.40	1		
-	UART8 kernel	3.60	3.20	3.20	3.10	1		
-	I2C1 registers	0.90	0.60	0.60	0.50	1		
-	I2C1 kernel	2.30	2.00	1.80	1.60	1		
-	I2C2 registers	1.00	0.70	0.60	0.60	1		



Table 29. Peripheral current consumption in Run mode (continued)

Peripheral -			Unit				
		VOS0	VOS1	VOS2	VOS3	Offic	
	I2C2 kernel	2.30	1.90	1.70	1.20		
	I2C3 registers	0.90	0.60	0.50	0.50		
	I2C3 kernel	2.30	2.00	1.00	1.00		
	I2C5 registers	0.90	0.60	0.50	0.50		
	I2C5 kernel	2.20	2.10	1.90	1.80		
	CEC registers	0.60	0.30	0.20	0.20		
APB1	CEC kernel	0.10	0.10	0.10	0.10	μΑ/MHz	
AFDI	DAC1	1.60	1.30	1.10	1.10	μΑνίνιπΖ	
	FDCAN1/2/3 registers	24.10	20.90	18.20	17.40		
	FDCAN1/2/3 kernel	9.90	9.90	9.00	8.00		
	CRS	4.90	3.90	3.50	3.20		
	SWPMI registers	1.10	0.80	0.80	0.80		
	SWPMI kernel	1.50	1.10	1.00	1.00		
	OPAMP	0.50	0.40	0.30	0.20		

Table 29. Peripheral current consumption in Run mode (continued)

	Peripheral		I <sub>DD(Typ)</sub>					
	renpheral	VOS0	VOS1	VOS2	VOS3	Unit		
	TIM1	5.30	4.40	4.20	3.80			
	TIM8	5.60	5.40	5.20	3.90			
	USART1 registers	1.80	1.60	1.40	1.10			
	USART1 kernel	3.00	2.90	2.80	2.70			
	USART6 registers	1.90	1.70	1.50	1.20			
	USART6 kernel	4.50	4.00	3.60	3.10			
	UART9 registers	1.70	1.70	1.60	1.10			
	UART9 kernel	3.80	3.30	2.90	2.90			
	USART10 registers	1.80	1.70	1.40	1.10			
	USART10 kernel	3.80	3.30	2.90	2.90			
	SPI1 registers	1.90	1.80	1.40	1.20			
APB2	SPI1 kernel	1.50	1.20	1.10	1.00	A /N/LLI=		
APBZ	SPI4 registers	1.80	1.60	1.40	1.10	µA/MHz		
	SPI4 kernel	1.50	1.20	1.10	1.00			
	SPI5 registers	1.60	1.60	1.40	1.10			
	SPI5 kernel	1.50	1.20	1.10	1.00			
	TIM15	2.80	2.50	2.30	1.90			
	TIM16	2.00	1.90	1.60	1.30			
	TIM17	2.10	2.00	1.70	1.40			
	SAI1 registers	1.40	1.40	1.20	0.90			
	SAI1 kernel	0.80	0.70	0.70	0.70			
	DFSDM1 registers	5.60	5.40	5.30	4.00			
	DFSDM1 kernel	0.30	0.20	0.20	0.10			
	SYSCFG	1.20	1.10	1.10	1.10			

Table 29. Peripheral current consumption in Run mode (continued)

	Peripheral		I <sub>DD</sub>	(Тур)		Unit
	renpheral	VOS0	VOS1	VOS2	VOS3	Oiiit
	LPUART1 registers	1.80	0.90	0.80	0.60	
	LPUART1 kernel	2.40	2.30	2.00	1.90	
	SPI6 registers	2.60	2.30	2.10	1.80	
	SPI6 kernel	1.20	1.10	1.00	0.90	
	I2C4 registers	0.70	0.70	0.60	0.40	
	I2C4 kernel	2.00	1.70	1.70	1.40	
	LPTIM2 registers	1.50	0.70	0.50	0.30	
	LPTIM2 kernel	2.50	2.10	2.00	1.90	
	LPTIM3 registers	2.90	2.60	2.30	1.90	
	LPTIM3 kernel	2.40	2.00	1.90	1.70	
APB4	LPTIM4 registers	2.60	2.30	2.10	1.80	μΑ/MHz
	LPTIM4 kernel	2.10	1.80	1.70	1.60	
	LPTIM5 registers	2.60	2.30	2.00	1.70	
	LPTIM5 kernel	2.10	1.80	1.60	1.50	
	COMP1/2	0.70	0.30	0.20	0.10	
	VREF	0.10	0.10	0.10	0.10	
	RTC	0.10	0.10	0.10	0.10	
	WWDG1	0.60	0.50	0.50	0.50	
	SAI4 registers	2.40	2.20	2.10	1.70	
	SAI4 kernel	0.90	0.90	0.90	0.70	
	DTS	2.90	2.60	2.30	2.00	

# 6.3.8 Wake-up time from low-power modes

The wake-up times given in *Table 30* are measured starting from the wake-up event trigger up to the first instruction executed by the CPU:

- For Stop or Sleep modes: the wake-up event is WFE.
- WKUP (PC1) pin is used to wake-up from Standby, Stop and Sleep modes.

All timings are derived from tests performed under ambient temperature and  $V_{DD}$ =3.3 V.

Table 30. Low-power mode wakeup timings

Symbol	Parameter	Conditions	Typ <sup>(1)</sup>	Max <sup>(1)</sup>	Unit
t <sub>WUSLEEP</sub> (3)	Wakeup from Sleep	-	14.00	15.00	CPU clock cycles
		SVOS3, HSI, flash memory in Normal mode	- 14.00 15.00 clc cyc  33, HSI, flash memory in Normal mode 4.6 6.2  4.6 HSI, flash memory in low-power mode 12.4 17.4  44, HSI, flash memory in Normal mode 15.5 21.1  45, HSI, flash memory in low-power mode 23.3 31.8  45, HSI, flash memory in Normal mode 39.1 52.6  46, HSI, flash memory in low-power mode 39.1 52.7  43, CSI, flash memory in Normal mode 30.0 41.6		
		SVOS3, HSI, flash memory in low-power mode	12.4	17.4	
		SVOS4, HSI, flash memory in Normal mode	15.5	21.1	
		SVOS4, HSI, flash memory in low-power mode	23.3	31.8	
		SVOS5, HSI, flash memory in Normal mode	39.1	52.6	
<b>4</b> (3)	Wakeup from Stop	SVOS5, HSI, flash memory in low-power mode	39.1	52.7	
t <sub>WUSTOP</sub> (3)	mode	SVOS3, CSI, flash memory in Normal mode 30		41.6	
		SVOS3, CSI, flash memory in low-power mode	40.6	55.0	μs
		SVOS4, CSI, flash memory in Normal mode	41.0	55.4	
		SVOS4, CSI, flash memory in low-power mode	51.5	68.8	
		SVOS5, CSI, flash memory in Normal mode	67.3	89.5	
		SVOS5, CSI, flash memory in low-power mode	67.2	89.5	
t <sub>WUSTDBY</sub> (3)	Wakeup from Standby mode	-	400.0	504.3	

<sup>1.</sup> Guaranteed by characterization results.

<sup>2.</sup> The maximum values have been measured at -40 °C, in worst conditions.

<sup>3.</sup> The wake-up times are measured from the wake-up event to the point in which the application code reads the first

#### 6.3.9 External clock source characteristics

# High-speed external user clock generated from an external source

In bypass mode the HSE oscillator is switched off and the input pin is a standard I/O.


The external clock signal has to respect the *Table 51: I/O static characteristics*. However, the recommended clock input waveform is shown in *Figure 13*.

Table 31. High-speed external user clock characteristics<sup>(1)</sup>

Symbol	Parameter	Min	Тур	Max	Unit
f <sub>HSE_ext</sub>	User external clock source frequency	4	25	50	MHz
V <sub>HSEH</sub>	Digital OSC_IN input high-level voltage	0.7 V <sub>DD</sub>	-	V <sub>DD</sub>	V
V <sub>HSEL</sub>	Digital OSC_IN input low-level voltage	V <sub>SS</sub>	-	0.3 V <sub>DD</sub>	
t <sub>W(HSE)</sub>	OSC_IN high or low time	7	-	-	ns

<sup>1.</sup> Guaranteed by design.





# Low-speed external user clock generated from an external source


In bypass mode the LSE oscillator is switched off and the input pin is a standard I/O. The external clock signal has to respect the *Table 51: I/O static characteristics*. However, the recommended clock input waveform is shown in *Figure 14*.

Table 32. Low-speed external user clock characteristics<sup>(1)</sup>

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
f <sub>LSE_ext</sub>	User external clock source frequency	-	-	32.768	1000	kHz
V <sub>LSEH</sub>	OSC32_IN input pin high-level voltage	-	0.7 V <sub>DD</sub>	-	V <sub>DD</sub>	V
V <sub>LSEL</sub>	OSC32_IN input pin low-level voltage	-	V <sub>SS</sub>	-	0.3 V <sub>DD</sub>	V
t <sub>w(LSEH)</sub>	OSC32_IN high or low time	-	250	-	-	ns

<sup>1.</sup> Guaranteed by design.

Figure 14. Low-speed external clock source AC timing diagram



### High-speed external clock generated from a crystal/ceramic resonator

The high-speed external (HSE) clock can be supplied with a 4 to 50 MHz crystal/ceramic resonator oscillator. All the information given in this paragraph are based on characterization results obtained with typical external components specified in *Table 33*. In the application, the resonator and the load capacitors have to be placed as close as possible to the oscillator pins in order to minimize output distortion and startup stabilization time. Refer to the crystal resonator manufacturer for more details on the resonator characteristics (frequency, package, accuracy).

Table 22	4 EO MU-	HCE accill	atar abar	acteristics <sup>(1)</sup>
Table 33.	. 4-5U WHZ	HSE OSCIII	ator chara	acteristics

Symbol	Parameter	Operating conditions <sup>(2)</sup>	Min	Тур	Max	Unit
F	Oscillator frequency	-	4	-	50	MHz
R <sub>F</sub>	Feedback resistor	-	-	200	-	kΩ
		During startup <sup>(3)</sup>	-	-	4	
		$V_{DD}$ =3 V, Rm=30 Ω $C_L$ =10 pF at 4 MHz	-	0.35	-	MHz
	LIOE account	$V_{DD}$ =3 V, Rm=30 Ω $C_L$ =10 pF at 8 MHz	-	0.40	-	
I <sub>DD(HSE)</sub>	HSE current consumption	$V_{DD}$ =3 V, Rm=30 Ω $C_L$ =10 pF at 16 MHz	-	0.45	-	mA
		$V_{DD}$ =3 V, Rm=30 Ω $C_L$ =10 pF at 32 MHz	-	0.65	-	
		$V_{DD}$ =3 V, Rm=30 Ω $C_L$ =10 pF at 48 MHz	-	0.95	-	
Gm <sub>critmax</sub>	Maximum critical crystal gm	Startup	-	-	1.5	mA/V
t <sub>SU</sub> <sup>(4)</sup>	Start-up time	V <sub>DD</sub> is stabilized	-	2	-	ms

<sup>1.</sup> Guaranteed by design.

Note:

For information on selecting the crystal, refer to application note AN2867 "Oscillator design guide for STM8AF/AL/S, STM32 MCUs and MPUs" available from the ST website www.st.com.

<sup>2.</sup> Resonator characteristics given by the crystal/ceramic resonator manufacturer.

<sup>3.</sup> This consumption level occurs during the first 2/3 of the  $\rm t_{SU(HSE)}$  startup time.

t<sub>SU(HSE)</sub> is the startup time measured from the moment it is enabled (by software) to a stabilized 8 MHz oscillation is reached. This value is measured for a standard crystal resonator and it can vary significantly with the crystal manufacturer.




Figure 15. Typical application with an 8 MHz crystal

1. R<sub>EXT</sub> value depends on the crystal characteristics.

#### Low-speed external clock generated from a crystal/ceramic resonator

The low-speed external (LSE) clock can be supplied with a 32.768 kHz crystal/ceramic resonator oscillator. All the information given in this paragraph are based on characterization results obtained with typical external components specified in *Table 34*. In the application, the resonator and the load capacitors have to be placed as close as possible to the oscillator pins in order to minimize output distortion and startup stabilization time. Refer to the crystal resonator manufacturer for more details on the resonator characteristics (frequency, package, accuracy).

Symbol	Parameter	Operating conditions <sup>(2)</sup>	Min	Тур	Max	Unit
F	Oscillator frequency	-	-	32.768	-	kHz
		LSEDRV[1:0] = 00, Low drive capability	-	290	-	
LSE current consumption	LSE current	LSEDRV[1:0] = 01, Medium Low drive capability	-	390	-	nA
	consumption	LSEDRV[1:0] = 10, Medium high drive capability	-	550	-	IIA
		LSEDRV[1:0] = 11, High drive capability	-	900	-	
		LSEDRV[1:0] = 00, Low drive capability	-	-	0.5	
Cm	Maximum critical crystal	LSEDRV[1:0] = 01, Medium Low drive capability	-	-	0.75	
Gm <sub>critmax</sub>	gm	LSEDRV[1:0] = 10, Medium high drive capability	-	-	1.7	- μA/V
		LSEDRV[1:0] = 11, High drive capability	-	-	2.7	
t <sub>SU</sub> <sup>(3)</sup>	Startup time	VDD is stabilized	-	2	-	s

Table 34. Low-speed external user clock characteristics<sup>(1)</sup>

t<sub>SU</sub> is the startup time measured from the moment it is enabled (by software) to a stabilized 32.768k Hz oscillation is reached. This value is measured for a standard crystal resonator and it can vary significantly with the crystal manufacturer.



DS13313 Rev 4 137/257

Guaranteed by design.

Refer to the note and caution paragraphs below the table, and to the application note AN2867 "Oscillator design guide for STM8AF/AL/S, STM32 MCUs and MPUs".

Note:

For information on selecting the crystal, refer to the application note AN2867 "Oscillator design guide for STM8AF/AL/S, STM32 MCUs and MPUs" available from the ST website www.st.com.




Figure 16. Typical application with a 32.768 kHz crystal

1. An external resistor is not required between OSC32\_IN and OSC32\_OUT and it is forbidden to add one.

## 6.3.10 Internal clock source characteristics

The parameters given in *Table 35* to *Table 37* are derived from tests performed under ambient temperature and  $V_{DD}$  supply voltage conditions summarized in *Table 12: General operating conditions*.

## 48 MHz high-speed internal RC oscillator (HSI48)

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
f <sub>HSI48</sub>	HSI48 frequency	V <sub>DD</sub> =3.3 V, TJ=30 °C	47.5 <sup>(1)</sup>	48	48.5 <sup>(1)</sup>	MHz
TRIM <sup>(2)</sup>	USER trimming step	-	-	0.175	0.250	%
USER TRIM COVERAGE <sup>(3)</sup>	USER TRIMMING coverage	± 32 steps	±4.70	±5.6	-	%
DuCy(HSI48) <sup>(2)</sup>	Duty Cycle	-	45	-	55	%
ACCHSI48_REL <sup>(3)(4)</sup>	Accuracy of the HSI48 oscillator over temperature (factory calibrated)	T <sub>J</sub> =-40 to 125 °C	-4.5	-	3.5	%
$\Delta_{\rm VDD}({\sf HSI48})^{(2)(5)}$	HSI48 oscillator frequency drift with	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	-	0.025	0.05	%
ΔΛDD(113140),	V <sub>DD</sub> <sup>(6)</sup> (the reference is 3.3 V)		0.1	70		
t <sub>su(HSI48)</sub> <sup>(2)</sup>	HSI48 oscillator start-up time	-	-	2.1	4.0	μs
I <sub>DD(HSI48)</sub> <sup>(2)</sup>	HSI48 oscillator power consumption	-	-	350	400	μA
N <sub>T</sub> jitter <sup>(2)</sup>	Next transition jitter Accumulated jitter on 28 cycles <sup>(7)</sup>	-	-	± 0.15	-	ns
P <sub>T</sub> jitter <sup>(2)</sup>	Paired transition jitter Accumulated jitter on 56 cycles <sup>(7)</sup>	-	-	± 0.25	-	ns

Table 35. HSI48 oscillator characteristics

<sup>1.</sup> Guaranteed by test in production.

<sup>2.</sup> Guaranteed by design.

<sup>3.</sup> Guaranteed by characterization results.

<sup>4.</sup>  $\Delta f_{HSI} = ACCHSI48_{REL} + \Delta_{VDD}$ .

- 5.  $\Delta f_{HSI} = ACCHSI48\_REL + \Delta_{VDD}$ .
- 6. These values are obtained by using the formula: (Freq(3.6 V) Freq(3.0 V)) / Freq(3.0 V) or (Freq(3.6 V) Freq(1.62 V)) / Freq(1.62 V).
- 7. Jitter measurements are performed without clock source activated in parallel.

# 64 MHz high-speed internal RC oscillator (HSI)

Table 36. HSI oscillator characteristics<sup>(1)</sup>

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
f <sub>HSI</sub>	HSI frequency	V <sub>DD</sub> =3.3 V, T <sub>J</sub> =30 °C	63.7 <sup>(2)</sup>	64	64.3 <sup>(2)</sup>	MHz
		Trimming is not a multiple of 32	-	0.24	0.32	
		Trimming is 128, 256 and 384	-5.2	-1.8	-	
TRIM	HSI user trimming step	Trimming is 64, 192, 320 and 448	-1.4	-0.8	-	%
		Other trimming are a multiple of 32 (not including multiple of 64 and 128)	-0.6	-0.25	-	
DuCy(HSI)	Duty cycle	-	45	-	55	%
Δ <sub>VDD (HSI)</sub>	HSI oscillator frequency drift over V <sub>DD</sub> (the reference is 3.3 V)	V <sub>DD</sub> =1.62 to 3.6 V	-0.12	-	0.03	%
	HSI oscillator frequency drift over	T <sub>J</sub> =-20 to 105 °C	-1 <sup>(3)</sup>	-	1 <sup>(3)</sup>	21
$\Delta_{TEMP(HSI)}$	temperature (the reference is 64 MHz)	T <sub>J</sub> =-40 to T <sub>J</sub> max °C		1 <sup>(3)</sup>	%	
t <sub>su</sub> (HSI)	HSI oscillator start-up time	-	-	1.4	2	
t (HSI)	HSI oscillator stabilization time	at 1% of target frequency	-	4	8	μs
t <sub>stab</sub> (HSI)	TIOI OSCIIIAIOI SIADIIIZAIIOII IIIIIE	at 5% of target frequency	-	-	4	
I <sub>DD</sub> (HSI)	HSI oscillator power consumption	-	-	300	400	μΑ

- 1. Guaranteed by design unless otherwise specified.
- 2. Guaranteed by test in production.
- 3. Guaranteed by characterization results.

# 4 MHz low-power internal RC oscillator (CSI)

Table 37. CSI oscillator characteristics<sup>(1)</sup>

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
f <sub>CSI</sub>	CSI frequency	V <sub>DD</sub> =3.3 V, T <sub>J</sub> =30 °C	3.96 <sup>(2)</sup>	4	4.04 <sup>(2)</sup>	MHz
		Trimming is not a multiple of 16	-	0.40	0.75	
TRIM	CSI trimming step	Trimming is a multiple of 32	-4.75	-2.75	0.75	%
	G I	Other trimming values not multiple of 16 (excluding multiple of 32)	-0.43	0.00	0.75	
DuCy(CSI)	Duty cycle	-	45	-	55	%
A (CCI)	CSI oscillator frequency drift over	T <sub>J</sub> = 0 to 85 °C	-3.7 <sup>(3)</sup>	-	4.5 <sup>(3)</sup>	%
Δ <sub>TEMP</sub> (CSI)	temperature	$T_J = -40 \text{ to } 125 ^{\circ}\text{C}$	-11 <sup>(3)</sup>	-	7.5 <sup>(3)</sup>	70
Δ <sub>VDD</sub> (CSI)	CSI oscillator frequency drift over $V_{DD}$	V <sub>DD</sub> = 1.62 to 3.6 V	-0.06	-	0.06	%
t <sub>su(CSI)</sub>	CSI oscillator startup time	-	-	1	2	μs
t <sub>stab(CSI)</sub>	CSI oscillator stabilization time (to reach ± 3% of f <sub>CSI</sub> )	-	-	-	4	cycle
I <sub>DD(CSI)</sub>	CSI oscillator power consumption	-	-	23	30	μA

<sup>1.</sup> Guaranteed by design, unless otherwise specified.

# Low-speed internal (LSI) RC oscillator

Table 38. LSI oscillator characteristics

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
f <sub>LSI</sub> LSI frequency		V <sub>DD</sub> = 3.3 V, T <sub>J</sub> = 25 °C	31.4 <sup>(1)</sup>	32	32.6 <sup>(1)</sup>	
	$T_J = -40 \text{ to } 110 ^{\circ}\text{C},$ $V_{DD} = 1.62 \text{ to } 3.6 \text{ V}$	29.76 <sup>(2)</sup>	-	33.6 <sup>(2)</sup>	kHz	
		$T_J = -40 \text{ to } 125 \text{ °C},$ $V_{DD} = 1.62 \text{ to } 3.6 \text{ V}$	29.4 <sup>(2)</sup>	-	33.6 <sup>(2)</sup>	
t <sub>su(LSI)</sub> <sup>(3)</sup>	LSI oscillator startup time	-	-	80	130	
t <sub>stab(LSI)</sub> <sup>(3)</sup>	LSI oscillator stabilization time (5% of final value)	-	-	120	170	μs
I <sub>DD(LSI)</sub> <sup>(3)</sup>	LSI oscillator power consumption	-	-	130	280	nA

<sup>1.</sup> Guaranteed by test in production.

<sup>2.</sup> Guaranteed by test in production.

<sup>3.</sup> Guaranteed by characterization results.

<sup>2.</sup> Guaranteed by characterization results.

<sup>3.</sup> Guaranteed by design.

# 6.3.11 PLL characteristics

The parameters given in *Table 39*, *Table 42* are derived from tests performed under temperature and  $V_{DD}$  supply voltage conditions summarized in *Table 12: General operating conditions*.

Table 39. PLL1 characteristics (wide VCO frequency range)<sup>(1)</sup>

Symbol	Parameter	Condition	ons	Min	Тур	Max	Unit
f	PLL input clock	-		2	-	16	MHz
f <sub>PLL_IN</sub>	PLL input clock duty cycle	-		10	-	90	%
		VOS	)	1.5	-	550 <sup>(2)</sup>	
f <sub>PLL_P_OUT</sub>	PLL multiplier output clock P	VOS	1	1.5	-	400 <sup>(2)</sup>	
'PLL_P_001		VOS2	2	1.5	-	300 <sup>(2)</sup>	MHz
		VOS	3	1.5	-	170 <sup>(2)</sup>	
f <sub>VCO_OUT</sub>	PLL VCO output	-		192	-	836 <sup>(3)</sup>	
		Normal mode		15	50	150 <sup>(3)</sup>	
t <sub>LOCK</sub>	PLL lock time	Sigma-delta mod 8 MHz)	e (CKIN ≥	25	65	170	μs
			f <sub>VCO_OUT</sub> = 192 MHz	-	51	-	
	Cycle-to-cycle jitter <sup>(4)</sup>		f <sub>VCO_OUT</sub> - 19	-			
	Cycle-to-cycle filter		f <sub>VCO_OUT</sub> = 560 MHz	-	10	-	
		f <sub>PLL_OUT</sub> = f <sub>VCO_OUT</sub> /100	f <sub>VCO_OUT</sub> = 800 MHz	-	9	-	ps
	Period jitter		f <sub>VCO_OUT</sub> = 192 MHz	-	38	-	-
			f <sub>VCO_OUT</sub> = 560 MHz	-	8	-	
Jitter			f <sub>VCO_OUT</sub> = 800 MHz	-	7	-	
			f <sub>VCO_OUT</sub> = 192 MHz	-	0.15	-	
		Normal mode (CKIN = 2 MHz)	f <sub>VCO_OUT</sub> = 400 MHz	-	0.14	-	- %
	Long term jitter		f <sub>VCO_OUT</sub> = 832 MHz	-	0.16	-	
	Long term juter		f <sub>VCO_OUT</sub> = 192 MHz	-	0.17	-	/0
		Sigma-delta mode (CKIN = 16 MHz)	f <sub>VCO_OUT</sub> = 500 MHz	-	0.08	-	
		16 MHz)	f <sub>VCO_OUT</sub> = 836 MHz	-	0.06	-	

Table 39. PLL1 characteristics (wide VCO frequency range)<sup>(1)</sup> (continued)

					•		
Symbol	Parameter	Condition	ons	Min	Тур	Max	Unit
		f <sub>VCO_OUT</sub> =	$V_{DDA}$	530	557	670	
l	PLL power consumption	560 MHz	V <sub>CORE</sub>	1190	1285	6300	μA
<sup>I</sup> DD(PLL)	· ' '	f <sub>VCO OUT</sub> =	$V_{DDA}$	260	286	513	μΛ
		192 MHz	V <sub>CORE</sub>	309	377	5700	

- 1. Guaranteed by design unless otherwise specified.
- 2. This value must be limited to the maximum frequency due to the product limitation.
- 3. Guaranteed by characterization results.
- 4. Integer mode only.

Table 40. PLL1 characteristics (medium VCO frequency range)<sup>(1)</sup>

Symbol	Parameter	Cond	itions	Min	Тур	Max	Unit
	PLL input clock		-	1	-	2	MHz
f <sub>PLL_IN</sub>	PLL input clock duty cycle		-	10	-	90	%
		VC	)S0	1.17	-	210	
f	PLL multiplier output clock P, Q, R	VC	)S1	1.17	-	210	
f <sub>PLL_OUT</sub>	PLL multiplier output clock P, Q, R	VC	)S2	1.17	-	210	MHz
		VC	)S3	1.17	-	200	
f <sub>VCO_OUT</sub>	PLL VCO output	-		150	-	420	
+	PLL lock time	Norma	l mode	-	60 <sup>(2)</sup>	100 <sup>(2)</sup>	116
t <sub>LOCK</sub>	OCK 1 22 IOOK WITE		elta mode	fo	rbidden		μs
	Cycle-to-cycle jitter <sup>(3)</sup>		f <sub>VCO_OUT</sub> = 150 MHz	-	145	-	
		-	f <sub>VCO_OUT</sub> = 300 MHz	-	91	-	±nc.
			f <sub>VCO_OUT</sub> = 400 MHz	-	64	-	+ ±ps
Jitter			f <sub>VCO_OUT</sub> = 420 MHz	-	63	-	
	Period jitter	f <sub>PLL_OUT</sub> =	f <sub>VCO_OUT</sub> = 150 MHz	-	55	-	± no
	renou jiller	50 MHz	f <sub>VCO_OUT</sub> = 400 MHz	-	30	-	±-ps
	Long term jitter	Normal mode	f <sub>VCO_OUT</sub> = 400 MHz	-	±0.3	-	%
		f <sub>VCO_OUT</sub> =	VDD	-	440	1150	
I/DL L \	DLL nower consumption on \/	420 MHz	VCORE	-	530	-	
I(PLL)	PLL power consumption on V <sub>DD</sub>	.L power consumption on $V_{DD}$ $f_{VCO\_OUT} = 150 \text{ MHz}$	VDD	-	180	500	μA
			VCORE	-	200	-	

- 1. Guaranteed by design unless otherwise specified.
- 2. Guaranteed by characterization results.
- 3. Integer mode only.

Table 41. PLL2 and PLL3 characteristics (wide VCO frequency range)<sup>(1)</sup>

Symbol	Parameter	Cond	itions	Min	Тур	Max	Unit	
f	PLL input clock	-	-	2	-	16	MHz	
f <sub>PLL_IN</sub>	PLL input clock duty cycle	-	-	10	-	90	%	
		VO	)S0	1.5	-	550 <sup>(2)</sup>		
£	PLL multiplier output clock P,	VO	)S1	1.5	-	400 <sup>(2)</sup>		
f <sub>PLL_OUT</sub>	Q, R	VO	)S2	1.5	-	300 <sup>(2)</sup>	MHz	
		VO	)S3	1.5	-	170 <sup>(2)</sup>		
f <sub>VCO_OUT</sub>	PLL VCO output	-	-	192	-	960 <sup>(3)</sup>		
		Norma	I mode	-	50	150 <sup>(3)</sup>		
t <sub>LOCK</sub>	PLL lock time	. lock time Sigma-delta mode (f <sub>PLL_IN</sub> ≥ 8 MHz)			58	166 <sup>(3)</sup>	μs	
		f <sub>VCO_OUT</sub> =	= 192 MHz	-	134	-		
	Cycle-to-cycle jitter <sup>(4)</sup>	f <sub>VCO_OUT</sub> =	= 200 MHz	-	134	-		
		f <sub>VCO_OUT</sub> =	= 400 MHz	-	76 -		±ps	
		f <sub>VCO_OUT</sub> =	= 800 MHz	-	39	-		
		Normal mode (f <sub>PLL_IN</sub> = 2 MHz)	f <sub>VCO_OUT</sub> = 560 MHz	-	±0.2	-		
Jitter		Normal mode (f <sub>PLL_IN</sub> = 16 MHz)	f <sub>VCO_OUT</sub> = 560 MHz	-	±0.8	-	%	
	Long term jitter	Sigma-delta mode (f <sub>PLL_IN</sub> = 2 MHz)	f <sub>VCO_OUT</sub> = 560 MHz	-	±0.2	-	76	
		Sigma-delta mode (f <sub>PLL_IN</sub> = 16 MHz)	f <sub>VCO_OUT</sub> = 560 MHz	-	±0.8	-		
		f <sub>VCO_OUT</sub> =	$V_{DD}$	-	590	1500		
(3)	PLL power consumption	836 MHz	V <sub>CORE</sub>	-	720	-	^	
I <sub>DD(PLL)</sub> <sup>(3)</sup>	FEE power consumption	f <sub>VCO_OUT</sub> =	$V_{DD}$	-	180	600	μA	
		192 MHz	V <sub>CORE</sub>	ı	280	-		

<sup>1.</sup> Guaranteed by design unless otherwise specified.

<sup>2.</sup> This value must be limited to the maximum frequency due to the product limitation.

- 3. Guaranteed by characterization results.
- 4. Integer mode only.

Table 42. PLL2 and PLL3 characteristics (medium VCO frequency range)<sup>(1)</sup>

Symbol	Parameter	Cond	ditions	Min	Тур	Max	Unit
ť	PLL input clock		-	1	-	2	MHz
f <sub>PLL_IN</sub>	PLL input clock duty cycle	-		10	-	90	%
		V	OS0	1.17	-	210	MHz
£	PLL multiplier output clock	V	DS1	1.17	-	210	-
f <sub>PLL_OUT</sub>	P, Q, R	V	DS2	1.17	-	210	-
		V	DS3	1.17	-	200	-
f <sub>VCO_OUT</sub>	PLL VCO output		-	150	-	420	-
4	PLL lock time	Norma	al mode	-	60	100 <sup>(2)</sup>	
t <sub>LOCK</sub>	PLL lock time	Sigma-d	elta mode		forbidden		μs
	Cycle-to-cycle jitter <sup>(3)</sup>	f <sub>VCO_OUT</sub>	= 150 MHz	-	145	-	
		f <sub>VCO_OUT</sub>	= 200 MHz	-	91	-	Lno
		f <sub>VCO_OUT</sub>	= 400 MHz	-	64	-	±ps
		f <sub>VCO_OUT</sub> = 420 MHz		-	63	-	
Jitter	Period jitter	f <sub>PLL_OUT</sub> = 50 MHz	f <sub>VCO_OUT</sub> = 150 MHz	-	55	-	±ps
		f <sub>VCO_OUT</sub>	= 400 MHz	-	30	-	-
	Long term jitter	Normal mode	f <sub>VCO_OUT</sub> = 400 MHz	-	±0.3	-	%
		f <sub>VCO_OUT</sub> =	$V_{DD}$	-	440	1150	
	PLL power consumption on	420 MHz	V <sub>CORE</sub>	-	530	-	^
I <sub>DD(PLL)</sub>	V <sub>DD</sub>	f <sub>VCO_OUT</sub> = 150 MHz	$V_{DD}$	-	180	500	μA
		150 MHz	V <sub>CORE</sub>	-	200	-	

<sup>1.</sup> Guaranteed by design unless otherwise specified.

<sup>2.</sup> Guaranteed by characterization results.

<sup>3.</sup> Integer mode only.

# 6.3.12 Memory characteristics

# Flash memory

The characteristics are given at  $T_J$  = -40 to 125  $^{\circ}$ C unless otherwise specified.

The devices are shipped to customers with the flash memory erased.

Table 43. Flash memory characteristics

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
		Write / Erase 8-bit mode	-	6.5	-	
I <sub>DD</sub>	Committee and make	Write / Erase 16-bit mode	-	11.5	-	mA
	Supply current	Write / Erase 32-bit mode	-	20	-	IIIA
		Write / Erase 64-bit mode	-	35	-	

Table 44. Flash memory programming

Symbol	Parameter	Conditions	Min <sup>(1)</sup>	Тур	Max <sup>(1)</sup>	Unit
		Program/erase parallelism x 8	-	290	580 <sup>(2)</sup>	
<b>+</b>	Word (266 bits) programming	Program/erase parallelism x 16	-	180	360	116
t <sub>prog</sub>	time	Program/erase parallelism x 32	-	130	260	μs
		Program/erase parallelism x 64	-	100	200	
		Program/erase parallelism x 8	-	2	4	
t <sub>ERASE</sub>	Sector (128 Kbytes) erase time	Program/erase parallelism x 16	-	1.8	3.6	
		Program/erase parallelism x 32	-	1.1	2.2	
	Manager (4 Mb, 4a)	Program/erase parallelism x 8	-	13	26	s
4		Program/erase parallelism x 16	-	8	16	
t <sub>ME</sub>	Mass erase time (1 Mbyte)	Program/erase parallelism x 32	-	6	12	
		Program/erase parallelism x 64	-	5	10	
		Program parallelism x 8				
V	Programming voltage	Program parallelism x 16	1.62	-	3.6	V
$V_{prog}$		Program parallelism x 32				V
		Program parallelism x 64	1.8	-	3.6	

<sup>1.</sup> Guaranteed by characterization results.

Table 45. Flash memory endurance and data retention

Symbol	Parameter	Conditions	Min <sup>(1)</sup>	Unit
$N_{END}$	Endurance	T <sub>J</sub> = -40 to +125 °C	10	kcycles
+	Data retention	1 kcycle at T <sub>A</sub> = 85 °C	30	Years
t <sub>RET</sub>		10 kcycles at T <sub>A</sub> = 55 °C	20	reals

<sup>2.</sup> The maximum programming time is measured after 10K erase operations.

1. Guaranteed by characterization results.

#### 6.3.13 EMC characteristics

Susceptibility tests are performed on a sample basis during device characterization.

### Functional EMS (electromagnetic susceptibility)

While a simple application is executed on the device (toggling 2 LEDs through I/O ports). the device is stressed by two electromagnetic events until a failure occurs. The failure is indicated by the LEDs:

- Electrostatic discharge (ESD) (positive and negative) is applied to all device pins until a functional disturbance occurs. This test is compliant with the IEC 61000-4-2 standard.
- FTB: A burst of fast transient voltage (positive and negative) is applied to V<sub>DD</sub> and V<sub>SS</sub> through a 100 pF capacitor, until a functional disturbance occurs. This test is compliant with the IEC 61000-4-4 standard.

A device reset allows normal operations to be resumed.

The test results are given in *Table 46*. They are based on the EMS levels and classes defined in application note AN1709 "*EMC design guide for STM8, STM32 and Legacy MCUs*".

Symbol	Parameter	Conditions	Level/ Class
V <sub>FESD</sub>	Voltage limits to be applied on any I/O pin to induce a functional disturbance	$V_{DD}$ = 3.3 V, $T_{A}$ = 25 °C, LQFP176, conforming to IEC 61000-4-2	3B
V <sub>FTB</sub>	Fast transient voltage burst limits to be applied through 100 pF on $V_{\rm DD}$ and $V_{\rm SS}$ pins to induce a functional disturbance	$V_{DD}$ = 3.3 V, $T_{A}$ = 25 °C, LQFP176, conforming to IEC 61000-4-4	5A

Table 46. EMS characteristics

As a consequence, it is recommended to add a serial resistor (1  $k\Omega$ ) located as close as possible to the MCU to the pins exposed to noise (connected to tracks longer than 50 mm on PCB).

#### Designing hardened software to avoid noise problems

EMC characterization and optimization are performed at component level with a typical application environment and simplified MCU software. It should be noted that good EMC performance is highly dependent on the user application and the software in particular.

Therefore, it is recommended that the user applies EMC software optimization and prequalification tests in relation with the EMC level requested for his application.

#### Software recommendations

The software flowchart must include the management of runaway conditions such as:

- Corrupted program counter
- Unexpected reset
- Critical Data corruption (control registers...)

#### **Prequalification trials**

Most of the common failures (unexpected reset and program counter corruption) can be reproduced by manually forcing a low state on the NRST pin or the Oscillator pins for 1 second.

To complete these trials, ESD stress can be applied directly on the device, over the range of specification values. When unexpected behavior is detected, the software can be hardened to prevent unrecoverable errors occurring (see application note AN1015 "Software techniques for improving microcontrollers EMC performance").

#### **Electromagnetic Interference (EMI)**

The electromagnetic field emitted by the device are monitored while a simple application, executing EEMBC code, is running. This emission test is compliant with SAE IEC61967-2 standard, which specifies the test board and the pin loading.

**Monitored Symbol Parameter Conditions** Max Unit frequency band 0.1 to 30 MHz 14 30 to 130 MHz 20 Peak dΒμV  $V_{DD}$  = 3.6 V,  $T_A$  = 25 °C, LQFP176 package, level<sup>(1)</sup> 130 MHz to 1 GHz 27  $S_{EMI}$ compliant with IEC61967-2 1 GHz to 2 GHz 17 Level<sup>(2)</sup> 0.1 MHz to 2 GHz 2.5

Table 47. EMI characteristics for  $f_{HSE} = 8 \text{ MHz}$  and  $f_{CPU} = 550 \text{ MHz}$ 

## 6.3.14 Absolute maximum ratings (electrical sensitivity)

Based on three different tests (ESD, LU) using specific measurement methods, the device is stressed in order to determine its performance in terms of electrical sensitivity.

#### Electrostatic discharge (ESD)

Electrostatic discharges (a positive then a negative pulse) are applied to the pins of each sample according to each pin combination. This test conforms to the ANSI/ESDA/JEDEC JS-001 and ANSI/ESDA/JEDEC JS-002 standards.

Table 48. ESD absolute maximum ratings

Symbol	Ratings	Conditions	Packages	Class	Maximum value <sup>(1)</sup>	Unit
V <sub>ESD(HBM)</sub>	Electrostatic discharge voltage (human body model)	T <sub>A</sub> = 25 °C conforming to ANSI/ESDA/JEDEC JS-001	All packages	2	2000	
V	Electrostatic discharge voltage (charge device	T <sub>A</sub> = +25 °C conforming to	All LQFP packages	C1	250	V
V <sub>ESD(CDM)</sub>	model)	ANSI/ESDA/JEDEC JS-002	All BGA and WLCSP packages	C2a	500	

Guaranteed by characterization results.



DS13313 Rev 4 147/257

<sup>1.</sup> Refer to AN1709 "EMI radiated test" chapter.

<sup>2.</sup> Refer to AN1709 "EMI level classification" chapter.

## Static latchup

Two complementary static tests are required on six parts to assess the latchup performance:

- A supply overvoltage is applied to each power supply pin
- A current injection is applied to each input, output and configurable I/O pin

These tests are compliant with JESD78 IC latchup standard.

Table 49. Electrical sensitivities

Symbol	Parameter	Conditions	Class
LU	Static latchup class	Conforming to JESD78, $T_J = T_{JMax}$	II level A

# 6.3.15 I/O current injection characteristics

As a general rule, a current injection to the I/O pins, due to external voltage below  $V_{SS}$  or above  $V_{DD}$  (for standard, 3.3 V-capable I/O pins) should be avoided during the normal product operation. However, in order to give an indication of the robustness of the microcontroller in cases when an abnormal injection accidentally happens, susceptibility tests are performed on a sample basis during the device characterization.

#### Functional susceptibility to I/O current injection

While a simple application is executed on the device, the device is stressed by injecting current into the I/O pins programmed in floating input mode. While current is injected into the I/O pin, one at a time, the device is checked for functional failures.

The failure is indicated by an out of range parameter: ADC error above a certain limit (higher than 5 LSB TUE), out of conventional limits of induced leakage current on adjacent pins (out of  $-5 \,\mu\text{A}/+0 \,\mu\text{A}$  range), or other functional failure (for example reset, oscillator frequency deviation).

The following tables are the compilation of the SIC1/SIC2 and functional ESD results.

Negative induced A negative induced leakage current is caused by negative injection and positive induced leakage current by positive injection.

Table 50. I/O current injection susceptibility<sup>(1)</sup>

		Functional s		
Symbol	Description	Negative injection	Negative Positive	Unit
	PA12, PE8	5	0	
	PC4, PE12, PF15, PH0	0	NA	
I <sub>INJ</sub>	PA0, PA0_C, PA1, PA1_C, PC2, PC2_C, PC3, PC3_C, PA4, PA5, PE7, PG1, PH4, PH5, BOOT0	0	0	mA
	All other I/Os	5	NA	

<sup>1.</sup> Guaranteed by characterization results.

# 6.3.16 I/O port characteristics

# General input/output characteristics

Unless otherwise specified, the parameters given in *Table 51: I/O static characteristics* are derived from tests performed under the conditions summarized in *Table 12: General operating conditions*. All I/Os are CMOS and TTL compliant (except for BOOT0).

Note:

For information on GPIO configuration, refer to application note AN4899 "STM32 GPIO configuration for hardware settings and low-power consumption", available from the ST website <a href="https://www.st.com">www.st.com</a>.


Table 51. I/O static characteristics

Symbol	Parameter	Condition	Min	Тур	Max	Unit
	I/O input low level voltage except BOOT0		-	-	0.3V <sub>DD</sub> <sup>(1)</sup>	
V <sub>IL</sub>	I/O input low level voltage except BOOT0	1.62 V <v<sub>DD&lt;3.6 V</v<sub>	-	-	0.4V <sub>DD</sub> =0.1	V
	BOOT0 I/O input low level voltage		-	-	0.19V <sub>DD</sub> +0.1	
	I/O input high level voltage except BOOT0 and Pxy_C I/Os	1.62 V <v<sub>DD&lt;3.6 V</v<sub>	0.7V <sub>DD</sub> <sup>(1)</sup>	-	-	
V <sub>IH</sub>	Pxy_C pin input high level voltage		0.7V <sub>DD</sub> <sup>(3)</sup>			v
	I/O input high level voltage except BOOT0		0.47V <sub>DD</sub> + 0.25 <sup>(2)</sup>	-	-	V
	BOOT0 I/O input high level voltage		0.17V <sub>DD</sub> + 0.6 <sup>(2)</sup>	-	-	
V <sub>HYS</sub> <sup>(2)</sup>	TT_xx, FT_xxx and NRST I/O input hysteresis	1.62 V< V <sub>DD</sub> <3.6 V	-	250	-	mV
	BOOT0 I/O input hysteresis		-	200	-	
		$0 < V_{IN} \le Max(V_{DDXXX})^{(9)}$	-	-	+/-250	
	FT_xx Input leakage current <sup>(2)</sup>	$Max(V_{DDXXX}) < V_{IN} \le 5.5 \text{ V}$	-	-	1500	
		$0 < V_{IN} \le Max(V_{DDXXX})^{(9)}$	-	-	+/- 350	
I <sub>lkg</sub> <sup>(4)</sup>	FT_u IO	$Max(V_{DDXXX}) < V_{IN} \le 5.5 \text{ V}$	-	-	5000 <sup>(7)</sup>	nA
	TT_xx Input leakage current	$0 < V_{IN} \le Max(V_{DDXXX})^{(9)}$	-	-	+/-250	
	VPP (BOOT0 alternate	0< V <sub>IN</sub> ≤ V <sub>DD</sub>	-	-	15	
	function)	V <sub>DD</sub> < V <sub>IN</sub> ≤ 9 V			35	
R <sub>PU</sub>	Weak pull-up equivalent resistor <sup>(8)</sup>	V <sub>IN</sub> =V <sub>SS</sub>	30	40	50	kΩ
R <sub>PD</sub>	Weak pull-down equivalent resistor <sup>(8)</sup>	V <sub>IN</sub> =V <sub>DD</sub> <sup>(9)</sup>	30	40	50	K77
C <sub>IO</sub>	I/O pin capacitance	-	-	5	-	pF



- 1. Compliant with CMOS requirements.
- 2. Guaranteed by design.
- 3. To use these I/Os in digital input mode,  $V_{DD}$  must respect the following condition: 0.7  $V_{DD}$  <  $V_{DDA}$  + 0.3 V.
- 4. This parameter represents the pad leakage of the I/O itself. The total product pad leakage is provided by the following formula:  $I_{Total\_leak\_max} = 10 \ \mu A + [number of I/Os where V_{IN}]$  is applied on the pad]  $x \ I_{Ikg(Max)}$ .
- 5. All FT\_xx IO except FT\_lu, FT\_u and PC3.
- 6. V<sub>IN</sub> must be less than Max(VDDXXX) + 3.6 V.
- To sustain a voltage higher than MIN(V<sub>DD</sub>, V<sub>DDA</sub>, V<sub>DD33USB</sub>) +0.3 V, the internal pull-up and pull-down resistors must be disabled.
- The pull-up and pull-down resistors are designed with a true resistance in series with a switchable PMOS/NMOS. This PMOS/NMOS contribution to the series resistance is minimal (~10% order).
- 9. Max(VDDXXX) is the maximum value of all the I/O supplies.

All I/Os are CMOS and TTL compliant (no software configuration required). Their characteristics cover more than the strict CMOS-technology or TTL parameters. The coverage of these requirements for FT I/Os is shown in *Figure 17*.



150/257 DS13313 Rev 4

## **Output driving current**

The GPIOs (general purpose input/outputs) can sink or source up to  $\pm 8$  mA, and sink or source up to  $\pm 20$  mA (with a relaxed  $V_{OL}/V_{OH}$ ).

In the user application, the number of I/O pins which can drive current must be limited to respect the absolute maximum rating specified in *Section 6.2*. In particular:

- The sum of the currents sourced by all the I/Os on  $V_{DD}$ , plus the maximum Run consumption of the MCU sourced on  $V_{DD}$ , cannot exceed the absolute maximum rating  $\Sigma I_{VDD}$  (see *Table 10*).
- The sum of the currents sunk by all the I/Os on  $V_{SS}$  plus the maximum Run consumption of the MCU sunk on  $V_{SS}$  cannot exceed the absolute maximum rating  $\Sigma I_{VSS}$  (see *Table 10*).



DS13313 Rev 4 151/257

## **Output voltage levels**

Unless otherwise specified, the parameters given in Table 52: Output voltage characteristics for all I/Os except PC13, PC14 and PC15 and Table 53: Output voltage characteristics for PC13, PC14 and PC15 are derived from tests performed under ambient temperature and V<sub>DD</sub> supply voltage conditions summarized in *Table 12: General operating conditions*. All I/Os are CMOS and TTL compliant.

Table 52. Output voltage characteristics for all I/Os except PC13, PC14 and PC15<sup>(1)</sup>

Symbol	Parameter	Conditions <sup>(3)</sup>	Min	Max	Unit
V <sub>OL</sub>	Output low level voltage	CMOS port <sup>(2)</sup> $I_{IO} = 8 \text{ mA}$ $2.7 \text{ V} \le V_{DD} \le 3.6 \text{ V}$	-	0.4	
V <sub>OH</sub>	Output high level voltage	CMOS port <sup>(2)</sup> $I_{IO} = -8 \text{ mA}$ $2.7 \text{ V} \le V_{DD} \le 3.6 \text{ V}$	V <sub>DD</sub> - 0.4	-	-
V <sub>OL</sub> <sup>(3)</sup>	Output low level voltage	TTL port <sup>(2)</sup> $I_{IO} = 8 \text{ mA}$ $2.7 \text{ V} \le V_{DD} \le 3.6 \text{ V}$	-	0.4	
V <sub>OH</sub> <sup>(3)</sup>	Output high level voltage	TTL port <sup>(2)</sup> $I_{IO} = -8 \text{ mA}$ $2.7 \text{ V} \le V_{DD} \le 3.6 \text{ V}$	2.4	-	-
V <sub>OL</sub> <sup>(3)</sup>	Output low level voltage	$I_{IO} = 20 \text{ mA}$ 2.7 V $\leq$ V <sub>DD</sub> $\leq$ 3.6 V	-	1.3	
V <sub>OH</sub> <sup>(3)</sup>	Output high level voltage	$I_{IO} = -20 \text{ mA}$ 2.7 V \le V_{DD} \le 3.6 V	V <sub>DD</sub> - 1.3	-	V
V <sub>OL</sub> <sup>(3)</sup>	Output low level voltage	$I_{IO} = 4 \text{ mA}$ 1.62 V $\leq$ V <sub>DD</sub> $\leq$ 3.6 V	-	0.4	
V <sub>OH</sub> <sup>(3)</sup>	Output high level voltage	I <sub>IO</sub> = -4 mA 1.62 V ≤V <sub>DD</sub> < 3.6 V	V <sub>DD</sub> - 0.4	-	
V <sub>OL</sub> <sup>(3)</sup>	Output low level voltage for Pxy_C pins	$I_{IO} = 1 \text{ mA}$ 1.62 V $\leq$ V <sub>DD</sub> $<$ 3.6 V	-	0.4	
V <sub>OH</sub> <sup>(3)</sup>	Output high level voltage for Pxy_C pins <sup>(4)</sup>	$I_{IO} = 1 \text{ mA}$ 1.62 V $\leq$ V <sub>DD</sub> $<$ 3.6 V	Min(V <sub>DD</sub> - 0.4, V <sub>DDA</sub> + 0.3)	-	
V <sub>OLFM+</sub> <sup>(3)</sup>	Output low level voltage for an FTf	$I_{IO} = 20 \text{ mA}$ 2.3 V \le V_{DD} \le 3.6 V	-	0.4	
VOLFM+\	I/O pin in FM+ mode	$I_{IO} = 10 \text{ mA}$ 1.62 V $\leq$ V <sub>DD</sub> $\leq$ 3.6 V	-	0.4	

The IIO current sourced or sunk by the device must always respect the absolute maximum rating specified in *Table 9: Voltage characteristics*, and the sum of the currents sourced or sunk by all the I/Os (I/O ports and control pins) must always respect the absolute maximum ratings ΣIIO.

DS13313 Rev 4 152/257



<sup>2.</sup> TTL and CMOS outputs are compatible with JEDEC standards JESD36 and JESD52.

<sup>3.</sup> Guaranteed by design.

<sup>4.</sup> If  $V_{DDA}$  + 0.3V <  $V_{DD}$  - 0.4 V, an injection current from  $V_{DD}$  to  $V_{DDA}$  can be observed that can perturb the analog peripherals.

Table 53. Output voltage characteristics for PC13, PC14 and PC15<sup>(1)</sup>

Symbol	Parameter	Conditions <sup>(3)</sup>	Min	Max	Unit
V <sub>OL</sub>	Output low level voltage	CMOS port <sup>(2)</sup> $I_{IO} = 3 \text{ mA}$ $2.7 \text{ V} \leq V_{DD} \leq 3.6 \text{ V}$	-	0.4	
V <sub>OH</sub>	Output high level voltage	CMOS port <sup>(2)</sup> $I_{IO} = -3 \text{ mA}$ $2.7 \text{ V} \leq V_{DD} \leq 3.6 \text{ V}$	V <sub>DD</sub> -0.4	-	
V <sub>OL</sub> <sup>(3)</sup>	Output low level voltage	TTL port <sup>(2)</sup> $I_{IO} = 3 \text{ mA}$ $2.7 \text{ V} \leq V_{DD} \leq 3.6 \text{ V}$	-	0.4	V
V <sub>OH</sub> <sup>(2)</sup>	Output high level voltage	TTL port <sup>(2)</sup> $I_{IO} = -3 \text{ mA}$ $2.7 \text{ V} \leq V_{DD} \leq 3.6 \text{ V}$	2.4	-	
V <sub>OL</sub> <sup>(2)</sup>	Output low level voltage	I <sub>IO</sub> = 1.5 mA 1.62 V≤ V <sub>DD</sub> ≤3.6 V	-	0.4	
V <sub>OH</sub> <sup>(2)</sup>	Output high level voltage	$I_{IO} = -1.5 \text{ mA}$ 1.62 V≤ V <sub>DD</sub> ≤3.6 V	V <sub>DD</sub> -0.4	-	

The IIO current sourced or sunk by the device must always respect the absolute maximum rating specified in Table 9:
 Voltage characteristics, and the sum of the currents sourced or sunk by all the I/Os (I/O ports and control pins) must always respect the absolute maximum ratings ΣIIO.

<sup>2.</sup> TTL and CMOS outputs are compatible with JEDEC standards JESD36 and JESD52.

<sup>3.</sup> Guaranteed by design.

# **Output buffer timing characteristics (HSLV option disabled)**

The HSLV bit of SYSCFG\_CCCSR register can be used to optimize the I/O speed when the product voltage is below 2.7 V.

Table 54. Output timing characteristics (HSLV OFF)<sup>(1)</sup>

Speed	Symbol	Parameter	conditions	Min	Max	Unit
			C=50 pF, 2.7 V≤ V <sub>DD</sub> ≤3.6 V	-	12	
			C=50 pF, 1.62 V≤V <sub>DD</sub> ≤2.7 V	-	3	
	F <sub>max</sub> <sup>(2)</sup>	Maximum fraguanay	C=30 pF, 2.7 V≤V <sub>DD</sub> ≤3.6 V	-	12	MHz
	「max`′	Maximum frequency	C=30 pF, 1.62 V≤V <sub>DD</sub> ≤2.7 V	-	3	IVITZ
			C=10 pF, 2.7 V≤V <sub>DD</sub> ≤3.6 V	-	16	
00			C=10 pF, 1.62 V≤V <sub>DD</sub> ≤2.7 V	-	4	
00			C=50 pF, 2.7 V≤ V <sub>DD</sub> ≤3.6 V	-	16.6	
			C=50 pF, 1.62 V≤V <sub>DD</sub> ≤2.7 V	-	33.3	
	t <sub>r</sub> /t <sub>f</sub> (3)	Output high to low level fall time and output low	C=30 pF, 2.7 V≤V <sub>DD</sub> ≤3.6 V	-	13.3	ne
	<b>ι</b> τ/ <b>ι</b> ƒ` ΄	to high level rise time	C=30 pF, 1.62 V≤V <sub>DD</sub> ≤2.7 V	-	25	ns
			C=10 pF, 2.7 V≤V <sub>DD</sub> ≤3.6 V	-	10	
			C=10 pF, 1.62 V≤V <sub>DD</sub> ≤2.7 V	-	20	
		2) Mariana Garaga	C=50 pF, 2.7 V≤ V <sub>DD</sub> ≤3.6 V	-	60	
			C=50 pF, 1.62 V≤V <sub>DD</sub> ≤2.7 V	-	15	
	F <sub>max</sub> <sup>(2)</sup>		C=30 pF, 2.7 V≤V <sub>DD</sub> ≤3.6 V	-	80	MHz
	「max`′	Maximum frequency	C=30 pF, 1.62 V≤V <sub>DD</sub> ≤2.7 V	-	15	IVITZ
			C=10 pF, 2.7 V≤V <sub>DD</sub> ≤3.6 V	-	110	
01			C=10 pF, 1.62 V≤V <sub>DD</sub> ≤2.7 V	-	20	
01			C=50 pF, 2.7 V≤ V <sub>DD</sub> ≤3.6 V	-	5.2	
			C=50 pF, 1.62 V≤V <sub>DD</sub> ≤2.7 V	-	10	
	t <sub>r</sub> /t <sub>f</sub> (3)	Output high to low level	C=30 pF, 2.7 V≤V <sub>DD</sub> ≤3.6 V	-	4.2	no
	ا لرالخ''	fall time and output low to high level rise time	C=30 pF, 1.62 V≤V <sub>DD</sub> ≤2.7 V	-	7.5	ns ns
			C=10 pF, 2.7 V≤V <sub>DD</sub> ≤3.6 V	-	2.8	
			C=10 pF, 1.62 V≤V <sub>DD</sub> ≤2.7 V	-	5.2	

Table 54. Output timing characteristics (HSLV OFF)<sup>(1)</sup> (continued)

Speed	Symbol	Parameter	conditions	Min	Max	Unit	
				C=50 pF, 2.7 V≤V <sub>DD</sub> ≤3.6 V <sup>(4)</sup>	-	85	
			C=50 pF, 1.62 V≤V <sub>DD</sub> ≤2.7 V <sup>(4)</sup>	-	35		
	F (2)	Maximum fraguancy	C=30 pF, 2.7 V≤V <sub>DD</sub> ≤3.6 V <sup>(4)</sup>	-	110	MHz	
	F <sub>max</sub> <sup>(2)</sup>	Maximum frequency	C=30 pF, 1.62 V≤V <sub>DD</sub> ≤2.7 V <sup>(4)</sup>	-	40	IVITZ	
			C=10 pF, 2.7 V≤V <sub>DD</sub> ≤3.6 V <sup>(4)</sup>	-	166		
10			C=10 pF, 1.62 V≤V <sub>DD</sub> ≤2.7 V <sup>(4)</sup>	-	100		
10			C=50 pF, 2.7 V≤V <sub>DD</sub> ≤3.6 V <sup>(4)</sup>	-	3.8		
			C=50 pF, 1.62 V≤V <sub>DD</sub> ≤2.7 V <sup>(4)</sup>	-	6.9		
	+ /+ (3)	Output high to low level fall time and output low to high level rise time	C=30 pF, 2.7 V≤V <sub>DD</sub> ≤3.6 V <sup>(4)</sup>	-	2.8	ns	
	<b>ч</b> ү/ Ч <sup>∗</sup> .		C=30 pF, 1.62 V≤V <sub>DD</sub> ≤2.7 V <sup>(4)</sup>	ı	5.2	- 115	
			C=10 pF, 2.7 V≤V <sub>DD</sub> ≤3.6 V <sup>(4)</sup>	-	1.8		
			C=10 pF, 1.62 V≤V <sub>DD</sub> ≤2.7 V <sup>V</sup>	-	3.3		
	5 (2)		C=50 pF, 2.7 V≤V <sub>DD</sub> ≤3.6 V <sup>v</sup>	-	100		
			C=50 pF, 1.62 V≤V <sub>DD</sub> ≤2.7 V <sup>(4)</sup>	-	50		
		Maximum frequency	C=30 pF, 2.7 V≤V <sub>DD</sub> ≤3.6 V <sup>v</sup>	-	133	MHz	
	F <sub>max</sub> <sup>(2)</sup>	Maximum frequency	C=30 pF, 1.62 V≤V <sub>DD</sub> ≤2.7 V <sup>(4)</sup>	-	66	IVITIZ	
			C=10 pF, 2.7 V≤V <sub>DD</sub> ≤3.6 V <sup>(4)</sup>	-	220		
11			C=10 pF, 1.62 V≤V <sub>DD</sub> ≤2.7 V <sup>(4)</sup>	-	85		
''			C=50 pF, 2.7 V≤V <sub>DD</sub> ≤3.6 V <sup>(4)</sup>	-	3.3		
			C=50 pF, 1.62 V≤V <sub>DD</sub> ≤2.7 V <sup>(4)</sup>	-	6.6		
	t <sub>r</sub> /t <sub>f</sub> (3)	Output high to low level	C=30 pF, 2.7 V≤V <sub>DD</sub> ≤3.6 V <sup>(4)</sup>	-	2.4	200	
	կ <sup>/</sup> կ <sup>(**</sup> /	fall time and output low to high level rise time	C=30 pF, 1.62 V≤V <sub>DD</sub> ≤2.7 V <sup>(4)</sup>	-	4.5	ns	
			C=10 pF, 2.7 V≤V <sub>DD</sub> ≤3.6 V <sup>(4)</sup>	-	1.5		
			C=10 pF, 1.62 V≤V <sub>DD</sub> ≤2.7 V <sup>(4)</sup>	-	2.7		

<sup>1.</sup> Guaranteed by design.

<sup>2.</sup> The maximum frequency is achieved with a duty cycle of 45 to 55 %, when loaded by the specified capacitance.

<sup>3.</sup> The fall and rise times are defined between 90% and 10% and between 10% and 90% of the output waveform, respectively.

<sup>4.</sup> Compensation system enabled.

# Output buffer timing characteristics (HSLV option enabled)

Table 55. Output timing characteristics (HSLV ON)<sup>(1)</sup>

Speed	Symbol	Parameter	conditions	Min	Max	Unit
			C=50 pF, 1.62 V≤V <sub>DD</sub> ≤2.7 V	-	10	
	F <sub>max</sub> <sup>(2)</sup>	Maximum frequency	C=30 pF, 1.62 V≤V <sub>DD</sub> ≤2.7 V	-	10	MHz
00			C=10 pF, 1.62 V≤V <sub>DD</sub> ≤2.7 V	-	10	
00		Output high to low level	C=50 pF, 1.62 V≤V <sub>DD</sub> ≤2.7 V	-	11	
	$t_{r}/t_{f}^{(3)}$	fall time and output low	C=30 pF, 1.62 V≤V <sub>DD</sub> ≤2.7 V	-	9	ns
		to high level rise time	C=10 pF, 1.62 V≤V <sub>DD</sub> ≤2.7 V	-	6.6	
			C=50 pF, 1.62 V≤V <sub>DD</sub> ≤2.7 V	-	50	
	F <sub>max</sub> <sup>(2)</sup>	Maximum frequency	C=30 pF, 1.62 V≤V <sub>DD</sub> ≤2.7 V	-	58	MHz
01			C=10 pF, 1.62 V≤V <sub>DD</sub> ≤2.7 V	-	66	
01	Output high to low level	C=50 pF, 1.62 V≤V <sub>DD</sub> ≤2.7 V	-	6.6		
	$t_r/t_f^{(3)}$		C=30 pF, 1.62 V≤V <sub>DD</sub> ≤2.7 V	-	4.8	ns
			C=10 pF, 1.62 V≤V <sub>DD</sub> ≤2.7 V	-	3	
			C=50 pF, 1.62 V≤V <sub>DD</sub> ≤2.7 V <sup>(4)</sup>	-	55	
	F <sub>max</sub> <sup>(2)</sup>	Maximum frequency	C=30 pF, 1.62 V≤V <sub>DD</sub> ≤2.7 V <sup>(4)</sup>	-	80	MHz
10			C=10 pF, 1.62 V≤V <sub>DD</sub> ≤2.7 V <sup>(4)</sup>	-	133	
10		Output high to low level	C=50 pF, 1.62 V≤V <sub>DD</sub> ≤2.7 V <sup>(4)</sup>	-	5.8	
	$t_{r}/t_{f}^{(3)}$	fall time and output low	C=30 pF, 1.62 V≤V <sub>DD</sub> ≤2.7 V <sup>(4)</sup>	-	4	ns
		to high level rise time	C=10 pF, 1.62 V≤V <sub>DD</sub> ≤2.7 V <sup>(4)</sup>	-	2.4	
			C=50 pF, 1.62 V≤V <sub>DD</sub> ≤2.7 V <sup>(4)</sup>	-	60	
	F <sub>max</sub> <sup>(2)</sup>	Maximum frequency	C=30 pF, 1.62 V≤V <sub>DD</sub> ≤2.7 V <sup>(4)</sup>	-	90	MHz
44			C=10 pF, 1.62 V≤V <sub>DD</sub> ≤2.7 V <sup>(4)</sup>	-	175	
11		Output high to low level	C=50 pF, 1.62 V≤V <sub>DD</sub> ≤2.7 V <sup>(4)</sup>	-	5.3	
	$t_{r}/t_{f}^{(3)}$	fall time and output low	C=30 pF, 1.62 V≤V <sub>DD</sub> ≤2.7 V <sup>(4)</sup>	-	3.6	ns
		to high level rise time	C=10 pF, 1.62 V≤V <sub>DD</sub> ≤2.7 V <sup>(4)</sup>	-	1.9	

<sup>1.</sup> Guaranteed by design.

<sup>2.</sup> The maximum frequency is achieved with a duty cycle of 45 to 55 %, when loaded by the specified capacitance.

<sup>3.</sup> The fall and rise times are defined between 90% and 10% and between 10% and 90% of the output waveform, respectively.

<sup>4.</sup> Compensation system enabled.

## Analog switch between ports Pxy\_C and Pxy

PA0\_C, PA1\_C, PC2\_C and PC3\_C can be connected internally to PA0, PA1, PC2 and PC3, respectively (refer to SYSCFG\_PMCR register in RM0468 reference manual). The switch is controlled by  $V_{DDSWITCH}$  voltage level. It is defined through BOOSTVDDSEL bit of SYSCFG\_PMCR. If the switch is closed the switch characteristics are given in the table below.

**Parameter Conditions** Min Max Unit Тур Switch control boosted 315 V<sub>DDSWITCH</sub> > 2.7 V 315 V<sub>DDSWITCH</sub> > 2.4 V 335 Switch Ω Switch control impedance V<sub>DDSWITCH</sub> > 2.0 V 390 not boosted V<sub>DDSWITCH</sub> > 1.8 V 445 V<sub>DDSWITCH</sub> > 1.62 V 550

Table 56. Pxy\_C and Pxy analog switch characteristics

## 6.3.17 NRST pin characteristics

The NRST pin input driver uses CMOS technology. It is connected to a permanent pull-up resistor, R<sub>PU</sub> (see *Table 51: I/O static characteristics*).

Unless otherwise specified, the parameters given in *Table 57* are derived from tests performed under the ambient temperature and  $V_{DD}$  supply voltage conditions summarized in *Table 12: General operating conditions*.

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
R <sub>PU</sub> <sup>(2)</sup>	Weak pull-up equivalent resistor <sup>(1)</sup>	$V_{IN} = V_{SS}$	30	40	50	kΩ
V <sub>F(NRST)</sub> <sup>(2)</sup>	NRST Input filtered pulse	1.71 V < V <sub>DD</sub> < 3.6 V	-	-	50	
V <sub>NF(NRST)</sub> <sup>(2)</sup>	NRST Input not filtered pulse	1.71 V < V <sub>DD</sub> < 3.6 V	350	-	-	ns
		1.62 V < V <sub>DD</sub> < 3.6 V	1000	-	-	

Table 57. NRST pin characteristics

2. Guaranteed by design.

<sup>1.</sup> The pull-up is designed with a true resistance in series with a switchable PMOS. This PMOS contribution to the series resistance must be minimum (~10% order).




Figure 18. Recommended NRST pin protection

- 1. The reset network protects the device against parasitic resets.
- The user must ensure that the level on the NRST pin can go below the V<sub>IL(NRST)</sub> max level specified in Table 51. Otherwise the reset is not taken into account by the device.

#### 6.3.18 FMC characteristics

Unless otherwise specified, the parameters given in *Table 58* to *Table 71* for the FMC interface are derived from tests performed under the ambient temperature,  $f_{HCLK}$  frequency and  $V_{DD}$  supply voltage conditions summarized in *Table 12: General operating conditions*, with the following configuration:

- Output speed is set to OSPEEDRy[1:0] = 11
- Measurement points are done at CMOS levels: 0.5V<sub>DD</sub>
- IO Compensation cell activated.
- HSLV activated when V<sub>DD</sub> ≤ 2.7 V
- VOS level set to VOS0.

Refer to Section 6.3.16: I/O port characteristics for more details on the input/output alternate function characteristics.

#### Asynchronous waveforms and timings

Figure 19 through Figure 21 represent asynchronous waveforms and Table 58 through Table 65 provide the corresponding timings. The results shown in these tables are obtained with the following FMC configuration:

- AddressSetupTime = 0x1
- AddressHoldTime = 0x1
- DataSetupTime = 0x1 (except for asynchronous NWAIT mode, DataSetupTime = 0x5)
- BusTurnAroundDuration = 0x0
- Capacitive load C<sub>L</sub> = 30 pF

In all timing tables, the  $T_{\mbox{\scriptsize KERCK}}$  is the  $f_{\mbox{\scriptsize mc\_ker\_ck}}$  clock period.

Table 58. Asynchronous non-multiplexed SRAM/PSRAM/NOR read timings<sup>(1)</sup>

Symbol	Parameter	Min	Max	Unit
t <sub>w(NE)</sub>	FMC_NE low time	3T <sub>fmc_ker_ck</sub> -1	3T <sub>fmc_ker_ck</sub> +1	
t <sub>v(NOE_NE)</sub>	FMC_NEx low to FMC_NOE low	0	0.5	
t <sub>w(NOE)</sub>	FMC_NOE low time	2T <sub>fmc_ker_ck</sub> -1	2T <sub>fmc_ker_ck</sub> +1	
t <sub>h(NE_NOE)</sub>	FMC_NOE high to FMC_NE high hold time	T <sub>fmc_ker_ck</sub>	-	
t <sub>v(A_NE)</sub>	FMC_NEx low to FMC_A valid	-	0.5	
t <sub>h(A_NOE)</sub>	Address hold time after FMC_NOE high	2T <sub>fmc_ker_ck</sub>	-	
t <sub>su(Data_NE)</sub>	Data to FMC_NEx high setup time	T <sub>fmc_ker_ck</sub> +14	-	ns
t <sub>su(Data_NOE)</sub>	Data to FMC_NOEx high setup time	13	-	
t <sub>h(Data_NOE)</sub>	Data hold time after FMC_NOE high	0	-	
t <sub>h(Data_NE)</sub>	Data hold time after FMC_NEx high	0	-	
t <sub>v(NADV_NE)</sub>	FMC_NEx low to FMC_NADV low	-	4	
t <sub>w(NADV)</sub>	FMC_NADV low time	-	T <sub>fmc_ker_ck</sub> +1	

<sup>1.</sup> Guaranteed by characterization results.

Table 59. Asynchronous non-multiplexed SRAM/PSRAM/NOR read-NWAIT timings  $^{(1)(2)}$ 

Symbol	Parameter	Min	Max	Unit
t <sub>w(NE)</sub>	FMC_NE low time	7T <sub>fmc_ker_ck</sub> -1	7T <sub>fmc_ker_ck</sub> +1	
t <sub>w(NOE)</sub>	FMC_NOE low time	5T <sub>fmc_ker_ck</sub> -1	5T <sub>fmc_ker_ck</sub> +1	
t <sub>w(NWAIT)</sub>	FMC_NWAIT low time	T <sub>fmc_ker_ck</sub> - 0.5	-	
t <sub>su(NWAIT_NE)</sub>	FMC_NWAIT valid before FMC_NEx high	4T <sub>fmc_ker_ck</sub> +9	-	ns
t <sub>h(NE_NWAIT)</sub>	FMC_NEx hold time after FMC_NWAIT invalid	3T <sub>fmc_ker_ck</sub> +12	-	

<sup>1.</sup> Guaranteed by characterization results.

<sup>2.</sup> N<sub>WAIT</sub> pulse width is equal to 1 fmc\_ker\_ck cycle.




Figure 19. Asynchronous non-multiplexed SRAM/PSRAM/NOR read waveforms

1. Mode 2/B, C and D only. In Mode 1, FMC\_NADV is not used.

Table 60. Asynchronous non-multiplexed SRAM/PSRAM/NOR write timings<sup>(1)</sup>

Symbol	Parameter	Min	Max	Unit
t <sub>w(NE)</sub>	FMC_NE low time	3T <sub>fmc_ker_ck</sub> -1	3T <sub>fmc_ker_ck</sub> + 1	
t <sub>v(NWE_NE)</sub>	FMC_NEx low to FMC_NWE low	T <sub>fmc_ker_ck</sub> -1	T <sub>fmc_ker_ck</sub>	
t <sub>w(NWE)</sub>	FMC_NWE low time	T <sub>fmc_ker_ck</sub> -0.5	T <sub>fmc_ker_ck</sub> +0.5	
t <sub>h(NE_NWE)</sub>	FMC_NWE high to FMC_NE high hold time	T <sub>fmc_ker_ck</sub>	-	
t <sub>v(A_NE)</sub>	FMC_NEx low to FMC_A valid	-	1	
t <sub>h(A_NWE)</sub>	Address hold time after FMC_NWE high	T <sub>fmc_ker_ck</sub> –0.5	-	ns
t <sub>v(BL_NE)</sub>	FMC_NEx low to FMC_BL valid	1	0.5	
t <sub>h(BL_NWE)</sub>	FMC_BL hold time after FMC_NWE high	T <sub>fmc_ker_ck</sub> –0.5	-	
t <sub>v(Data_NE)</sub>	Data to FMC_NEx low to Data valid	-	T <sub>fmc_ker_ck</sub> + 2	
t <sub>h(Data_NWE)</sub>	Data hold time after FMC_NWE high	T <sub>fmc_ker_ck</sub>	-	
t <sub>v(NADV_NE)</sub>	FMC_NEx low to FMC_NADV low	-	5	
t <sub>w(NADV)</sub>	FMC_NADV low time	-	T <sub>fmc_ker_ck</sub> + 1	

<sup>1.</sup> Guaranteed by characterization results.

Table 61. Asynchronous non-multiplexed SRAM/PSRAM/NOR write-NWAIT timings<sup>(1)(2)</sup>

Symbol	Parameter	Min	Max	Unit
t <sub>w(NE)</sub>	FMC_NE low time	8T <sub>fmc_ker_ck</sub> –1	8T <sub>fmc_ker_ck</sub> +1	
t <sub>w(NWE)</sub>	FMC_NWE low time	6T <sub>fmc_ker_ck</sub> -1	6T <sub>fmc_ker_ck</sub> +1	
t <sub>su(NWAIT_NE)</sub>	FMC_NWAIT valid before FMC_NEx high	5T <sub>fmc_ker_ck</sub> +13	-	ns
t <sub>h(NE_NWAIT)</sub>	FMC_NEx hold time after FMC_NWAIT invalid	4T <sub>fmc_ker_ck</sub> +12	-	

<sup>1.</sup> Guaranteed by characterization results.

<sup>2.</sup>  $N_{WAIT}$  pulse width is equal to 1 fmc\_ker\_ck cycle.




Figure 20. Asynchronous non-multiplexed SRAM/PSRAM/NOR write waveforms

1. Mode 2/B, C and D only. In Mode 1, FMC\_NADV is not used.

Table 62. Asynchronous multiplexed PSRAM/NOR read timings<sup>(1)</sup>

Symbol	Parameter	Min	Max	Unit
t <sub>w(NE)</sub>	FMC_NE low time	4T <sub>fmc_ker_ck</sub> –1	4T <sub>fmc_ker_ck</sub> +1	
t <sub>v(NOE_NE)</sub>	FMC_NEx low to FMC_NOE low	2T <sub>fmc_ker_ck</sub>	2T <sub>fmc_ker_ck</sub> +0.5	
t <sub>tw(NOE)</sub>	FMC_NOE low time	T <sub>fmc_ker_ck</sub> -1	T <sub>fmc_ker_ck</sub> +1	
t <sub>h(NE_NOE)</sub>	FMC_NOE high to FMC_NE high hold time	T <sub>fmc_ker_ck</sub>	-	
t <sub>v(A_NE)</sub>	FMC_NEx low to FMC_A valid	-	0.5	
t <sub>v(NADV_NE)</sub>	FMC_NEx low to FMC_NADV low	0	4.0	
t <sub>w(NADV)</sub>	FMC_NADV low time	T <sub>fmc_ker_ck</sub> –0.5	T <sub>fmc_ker_ck</sub> +1	ns
t <sub>h(AD_NADV)</sub>	FMC_AD(address) valid hold time after FMC_NADV high)	T <sub>fmc_ker_ckk</sub> -4	-	
t <sub>h(A_NOE)</sub>	Address hold time after FMC_NOE high	T <sub>fmc_ker_ck</sub> -0.5	-	
t <sub>su(Data_NE)</sub>	Data to FMC_NEx high setup time	T <sub>fmc_ker_ck</sub> +14	-	
t <sub>su(Data_NOE)</sub>	Data to FMC_NOE high setup time	13	-	
t <sub>h(Data_NE)</sub>	Data hold time after FMC_NEx high	0	-	
t <sub>h(Data_NOE)</sub>	Data hold time after FMC_NOE high	0	-	

<sup>1.</sup> Guaranteed by characterization results.

Table 63. Asynchronous multiplexed PSRAM/NOR read-NWAIT timings<sup>(1)</sup>

Symbol	Parameter	Min	Max	Unit
t <sub>w(NE)</sub>	FMC_NE low time	8T <sub>fmc_ker_ck</sub> –1	8T <sub>fmc_ker_ck</sub> +1	
t <sub>w(NOE)</sub>	FMC_NWE low time	5T <sub>fmc_ker_ck</sub> –1	5T <sub>fmc_ker_ck</sub> +1	
t <sub>su(NWAIT_NE)</sub>	FMC_NWAIT valid before FMC_NEx high	4T <sub>fmc_ker_ck</sub> +9	-	ns
t <sub>h(NE_NWAIT)</sub>	FMC_NEx hold time after FMC_NWAIT invalid	3T <sub>fmc_ker_ck</sub> +12	-	

<sup>1.</sup> Guaranteed by characterization results.




Figure 21. Asynchronous multiplexed PSRAM/NOR read waveforms



Table 64. Asynchronous multiplexed PSRAM/NOR write timings<sup>(1)</sup>

Symbol	Parameter	Min	Max	Unit
t <sub>w(NE)</sub>	FMC_NE low time	4T <sub>fmc_ker_ck</sub> -1	4T <sub>fmc_ker_ck</sub>	
t <sub>v(NWE_NE)</sub>	FMC_NEx low to FMC_NWE low	T <sub>fmc_ker_ck</sub> –1	T <sub>fmc_ker_ck</sub> +0.5	
t <sub>w(NWE)</sub>	FMC_NWE low time	2T <sub>fmc_ker_ck</sub> -0.5	2T <sub>fmc_ker_ck</sub> +0.5	
t <sub>h(NE_NWE)</sub>	FMC_NWE high to FMC_NE high hold time	T <sub>fmc_ker_ck</sub> –0.5	-	
t <sub>v(A_NE)</sub>	FMC_NEx low to FMC_A valid	-	1	
t <sub>v(NADV_NE)</sub>	FMC_NEx low to FMC_NADV low	0	5.0	
t <sub>w(NADV)</sub>	FMC_NADV low time	T <sub>fmc_ker_ck</sub> -0.5	T <sub>fmc_ker_ck</sub> + 1	
t <sub>h(AD_NADV)</sub>	FMC_AD(adress) valid hold time after FMC_NADV high)	T <sub>fmc_ker_ck</sub> -4.5	-	ns
t <sub>h(A_NWE)</sub>	Address hold time after FMC_NWE high	T <sub>fmc_ker_ck</sub> - 0.5	-	
t <sub>h(BL_NWE)</sub>	FMC_BL hold time after FMC_NWE high		-	
t <sub>v(BL_NE)</sub>	FMC_NEx low to FMC_BL valid	-	0.5	
t <sub>v(Data_NADV)</sub>	FMC_NADV high to Data valid	-	T <sub>fmc_ker_ck</sub> +2	
t <sub>h(Data_NWE)</sub>	Data hold time after FMC_NWE high	T <sub>fmc_ker_ck</sub>	-	

<sup>1.</sup> Guaranteed by characterization results.

Table 65. Asynchronous multiplexed PSRAM/NOR write-NWAIT timings<sup>(1)(2)</sup>

Symbol	Parameter	Min	Max	Unit
t <sub>w(NE)</sub>	FMC_NE low time	9T <sub>fmc_ker_ck</sub> –1	9T <sub>fmc_ker_ck</sub>	
t <sub>w(NWE)</sub>	FMC_NWE low time	7T <sub>fmc_ker_ck</sub> –0.5	7T <sub>fmc_ker_ck</sub> +0.5	
t <sub>su(NWAIT_NE)</sub>	FMC_NWAIT valid before FMC_NEx high	5T <sub>fmc_ker_ck</sub> +9	-	ns
t <sub>h(NE_NWAIT)</sub>	FMC_NEx hold time after FMC_NWAIT invalid	4T <sub>fmc_ker_ck</sub> +12	-	

<sup>1.</sup> Guaranteed by characterization results.

<sup>2.</sup>  $N_{WAIT}$  pulse width is equal to 1 fmc\_ker\_ck cycle.

### Synchronous waveforms and timings

Figure 24 through Figure 23 represent synchronous waveforms and Table 68 through Table 67 provide the corresponding timings. The results shown in these tables are obtained with the following FMC configuration:

- BurstAccessMode = FMC\_BurstAccessMode\_Enable
- MemoryType = FMC\_MemoryType\_CRAM
- WriteBurst = FMC WriteBurst Enable
- CLKDivision = 1
- DataLatency = 1 for NOR flash, DataLatency = 0 for PSRAM, C<sub>1</sub> = 30 pF

In all the timing tables, the  $T_{fmc\_ker\_ck}$  is the  $f_{mc\_ker\_ck}$  clock period, with the following FMC\_CLK maximum values:

- For 2.7 V<V<sub>DD</sub><3.6 V: maximum FMC\_CLK = 137 MHz at C<sub>1</sub> = 20 pF
- For 1.8 V<V<sub>DD</sub><1.9 V: maximum FMC\_CLK = 100 MHz at C<sub>L</sub> = 20 pF
- For 1.62 V<V<sub>DD</sub><1.8 V: maximumFMC\_CLK = 88 MHz at C<sub>L</sub> = 15 pF

Table 66. Synchronous non-multiplexed NOR/PSRAM read timings<sup>(1)</sup>

Symbol	Parameter		Min	Max	Unit
t <sub>w(CLK)</sub>	FMC_CLK	period	2T <sub>fmc_ker_ck</sub> -0.5		
t <sub>(CLKL-NExL)</sub>	FMC_CLK low to FMC_NEx low (x=02)		-	3	
t <sub>d(CLKH-NExH)</sub>	FMC_CLK high to FMC_NEx high (x= 02)		T <sub>fmc_ker_ck</sub> +1.5	-	
t <sub>d(CLKL-NADVL)</sub>	FMC_CLK low to FMC_NADV low	1.62 V <v<sub>DD &lt; 3.6 V</v<sub>		5.5	
		2.7 V <v<sub>DD &lt; 3.6 V</v<sub>	-	2.0	
t <sub>d(CLKL-NADVH)</sub>	FMC_CLK low to FMC_NADV high	1.62 V <v<sub>DD &lt; 3.6 V</v<sub>	1	-	
		2.7 V <v<sub>DD &lt; 3.6 V</v<sub>		-	
t <sub>d(CLKL-AV)</sub>	FMC_CLK low to FMC_Ax valid (x=1625)		-	3	ns
t <sub>d(CLKH-AIV)</sub>	FMC_CLK high to FMC_Ax invalid (x=1625)		T <sub>fmc_ker_ck</sub>	-	
t <sub>d(CLKL-NOEL)</sub>	FMC_CLK ow to FMC_NOE low		-	2.5	
t <sub>d(CLKH-NOEH)</sub>	FMC_CLK high to FMC_NOE high		T <sub>fmc_ker_ck</sub> +1	ı	
t <sub>su(DV-CLKH)</sub>	FMC_D[15:0] valid data before FMC_CLK high		3	-	
t <sub>h(CLKH-DV)</sub>	FMC_D[15:0] valid data after FMC_CLK high		0	-	
t <sub>(NWAIT-CLKH)</sub>	FMC_NWAIT valid before FMC_CLK high		3	-	
t <sub>h(CLKH-NWAIT)</sub>	FMC_NWAIT valid after FMC_CLK high		2.5	-	

<sup>1.</sup> Guaranteed by characterization results.




Figure 22. Synchronous non-multiplexed NOR/PSRAM read timings

Table 67. Synchronous non-multiplexed PSRAM write timings<sup>(1)</sup>

Symbol	Parameter		Min	Max	Unit
t <sub>(CLK)</sub>	FMC_CLk	C period	2T <sub>fmc_ker_ck</sub> -0.5	-	
t <sub>d(CLKL-NExL)</sub>	FMC_CLK low to FMC	C_NEx low (x=02)	-	3	
t <sub>(CLKH-NExH)</sub>	FMC_CLK high to FMC	_NEx high (x= 02)	T <sub>fmc_ker_ck</sub> +1.5	-	
4	FMC_CLK low to	1.62 V <v<sub>DD &lt; 3.6 V</v<sub>		5.5	
t <sub>d(CLKL-NADVL)</sub>	FMC_NADV low	2.7 V <v<sub>DD &lt; 3.6 V</v<sub>	_	2	
	FMC_CLK low to	1.62 V <v<sub>DD &lt; 3.6 V</v<sub>	1	-	
t <sub>d</sub> (CLKL-NADVH)	FMC_NADV high	2.7 V <v<sub>DD &lt; 3.6 V</v<sub>	'	-	
t <sub>d(CLKL-AV)</sub>	FMC_CLK low to FMC_	FMC_CLK low to FMC_Ax valid (x=1625)		3	
t <sub>d(CLKH-AIV)</sub>	FMC_CLK high to FMC_	Ax invalid (x=1625)	T <sub>fmc_ker_ck</sub>	-	ns
t <sub>d(CLKL-NWEL)</sub>	FMC_CLK low to	FMC_NWE low	-	2.5	
t <sub>d(CLKH-NWEH)</sub>	FMC_CLK high to	FMC_NWE high	T <sub>fmc_ker_ck</sub> +1	-	
t <sub>d(CLKL-Data)</sub>	FMC_D[15:0] valid data	after FMC_CLK low	-	3.5	
t <sub>d(CLKL-NBLL)</sub>	FMC_CLK low to	FMC_NBL low	-	2	
t <sub>d(CLKH-NBLH)</sub>	FMC_CLK high to FMC_NBL high		T <sub>fmc_ker_ck</sub> +0.5	Ī	
t <sub>su(NWAIT</sub> - CLKH)	FMC_NWAIT valid bef	fore FMC_CLK high	3	-	
t <sub>h(CLKH-NWAIT)</sub>	FMC_NWAIT valid af	ter FMC_CLK high	2.5	-	

<sup>1.</sup> Guaranteed by characterization results.




Figure 23. Synchronous non-multiplexed PSRAM write timings

Table 68. Synchronous multiplexed NOR/PSRAM read timings<sup>(1)</sup>

Symbol	Parameter		Min	Max	Unit
t <sub>w(CLK)</sub>	FMC_CLK	period	2T <sub>fmc_ker_ck</sub> -0.5	-	
t <sub>d(CLKL-NExL)</sub>	FMC_CLK low to FMC	_NEx low (x=02)	-	3	
t <sub>d(CLKH_NExH)</sub>	FMC_CLK high to FMC_	NEx high (x= 02)	T <sub>fmc_ker_ck</sub> +1.5	-	
+	FMC_CLK low to	1.62 V <v<sub>DD &lt; 3.6 V</v<sub>		5.5	
t <sub>d(CLKL-NADVL)</sub>	FMC_NADV low	2.7 V <v<sub>DD &lt; 3.6 V</v<sub>	_	2	
+	FMC_CLK low to	1.62 V <v<sub>DD &lt; 3.6 V</v<sub>	1	-	
t <sub>d</sub> (CLKL-NADVH)	FMC_NADV high	2.7 V <v<sub>DD &lt; 3.6 V</v<sub>		-	
t <sub>d(CLKL-AV)</sub>	FMC_CLK low to FMC_Ax valid (x=1625)		-	3	
t <sub>d(CLKH-AIV)</sub>	FMC_CLK high to FMC_/	Ax invalid (x=1625)	T <sub>fmc_ker_ck</sub>	-	ns
t <sub>d(CLKL-NOEL)</sub>	FMC_CLK low to F	FMC_NOE low	-	2.5	
t <sub>d(CLKH-NOEH)</sub>	FMC_CLK high to F	MC_NOE high	T <sub>fmc_ker_ck</sub> +1	-	
t <sub>d(CLKL-ADV)</sub>	FMC_CLK low to FM	C_AD[15:0] valid	-	3	
t <sub>d(CLKL-ADIV)</sub>	FMC_CLK low to FMC	C_AD[15:0] invalid	0	-	
t <sub>su(ADV-CLKH)</sub>	FMC_A/D[15:0] valid data	before FMC_CLK high	3	-	
t <sub>h(CLKH-ADV)</sub>	FMC_A/D[15:0] valid data after FMC_CLK high		0	-	
t <sub>su(NWAIT</sub> - CLKH)	FMC_NWAIT valid befo	ore FMC_CLK high	3	-	
t <sub>h(CLKH-NWAIT)</sub>	FMC_NWAIT valid after	er FMC_CLK high	2.5	-	

<sup>1.</sup> Guaranteed by characterization results.




Figure 24. Synchronous multiplexed NOR/PSRAM read timings

Table 69. Synchronous multiplexed PSRAM write timings<sup>(1)</sup>

Symbol	Parameter		Min	Max	Unit
t <sub>w(CLK)</sub>	FMC_CLK period, V <sub>DD</sub> = 2.7 to 3.6 V		2T <sub>fmc_ker_ck</sub> -0.5	-	
t <sub>d(CLKL-NExL)</sub>	FMC_CLK low to FMC	C_NEx low (x =02)	-	3	
t <sub>d(CLKH-NExH)</sub>	FMC_CLK high to $(x = 0.$		T <sub>fmc_ker_ck</sub> +1.5	-	
+	FMC_CLK low to	1.62 V <v<sub>DD &lt; 3.6 V</v<sub>		5.5	
t <sub>d(CLKL-NADVL)</sub>	FMC_NADV low	2.7 V <v<sub>DD &lt; 3.6 V</v<sub>	_	2.0	
4	FMC_CLK low to	1.62 V <v<sub>DD &lt; 3.6 V</v<sub>	1	-	
t <sub>d(CLKL-NADVH)</sub>	FMC_NADV high	2.7 V <v<sub>DD &lt; 3.6 V</v<sub>	'	-	
t <sub>d(CLKL-AV)</sub>	FMC_CLK low to FMC_	Ax valid (x =1625)	-	3	
t <sub>d(CLKH-AIV)</sub>	FMC_CLK high to FMC_A	Ax invalid (x =1625)	T <sub>fmc_ker_ck</sub>	-	ns
t <sub>d(CLKL-NWEL)</sub>	FMC_CLK low to I	FMC_NWE low	-	2.5	
t <sub>(CLKH-NWEH)</sub>	FMC_CLK high to I	FMC_NWE high	T <sub>fmc_ker_ck</sub> +1	-	
t <sub>d(CLKL-ADV)</sub>	FMC_CLK low to to F	MC_AD[15:0] valid	-	2.5	
t <sub>d(CLKL-ADIV)</sub>	FMC_CLK low to FM	C_AD[15:0] invalid	0	-	
t <sub>d(CLKL-DATA)</sub>	FMC_A/D[15:0] valid dat	a after FMC_CLK low	-	3.5	
t <sub>d(CLKL-NBLL)</sub>	FMC_CLK low to	FMC_CLK low to FMC_NBL low		2	
t <sub>d(CLKH-NBLH)</sub>	FMC_CLK high to	FMC_NBL high	T <sub>fmc_ker_ck</sub> +0.5	-	
t <sub>su(NWAIT-CLKH)</sub>	FMC_NWAIT valid bef	ore FMC_CLK high	3	-	
t <sub>h(CLKH-NWAIT)</sub>	FMC_NWAIT valid aft	er FMC_CLK high	2.5	-	

<sup>1.</sup> Guaranteed by characterization results.




Figure 25. Synchronous multiplexed PSRAM write timings

### NAND controller waveforms and timings

*Figure 26* through *Figure 29* represent synchronous waveforms, and *Table 70* and *Table 71* provide the corresponding timings. The results shown in this table are obtained with the following FMC configuration and a capacitive load (C<sub>I</sub>) of 30 pF:

- COM.FMC\_SetupTime = 0x01
- COM.FMC\_WaitSetupTime = 0x03
- COM.FMC HoldSetupTime = 0x02
- COM.FMC\_HiZSetupTime = 0x01
- ATT.FMC\_SetupTime = 0x01
- ATT.FMC WaitSetupTime = 0x03
- ATT.FMC\_HoldSetupTime = 0x02
- ATT.FMC HiZSetupTime = 0x01
- Bank = FMC Bank NAND
- MemoryDataWidth = FMC\_MemoryDataWidth\_16b
- ECC = FMC\_ECC\_Enable
- ECCPageSize = FMC\_ECCPageSize\_512Bytes
- TCLRSetupTime = 0
- TARSetupTime = 0

In all timing tables, the T<sub>fmc ker ck</sub> is the fmc\_ker\_ck clock period.

Table 70. Switching characteristics for NAND flash read cycles<sup>(1)</sup>

Symbol	Parameter	Min	Max	Unit
t <sub>w(N0E)</sub>	FMC_NOE low width	4T <sub>fmc_ker_ck</sub> - 0.5	4T <sub>fmc_ker_ck</sub> +0.5	
t <sub>su(D-NOE)</sub>	FMC_D[15-0] valid data before FMC_NOE high	11	-	
t <sub>h(NOE-D)</sub>	FMC_D[15-0] valid data after FMC_NOE high	0	-	ns
t <sub>d(ALE-NOE)</sub>	FMC_ALE valid before FMC_NOE low	-	3T <sub>fmc_ker_ck</sub> +0.5	
t <sub>h(NOE-ALE)</sub>	FMC_NWE high to FMC_ALE invalid	4T <sub>fmc_ker_ck</sub> -1	-	

<sup>1.</sup> Guaranteed by characterization results.




Figure 26. NAND controller waveforms for read access

1. y = 7 or 15 depending on the NAND flash memory interface.

Table 71. Switching characteristics for NAND flash write cycles<sup>(1)</sup>

Symbol	Parameter	Min	Max	Unit
t <sub>w(NWE)</sub>	FMC_NWE low width	4T <sub>fmc_ker_ck</sub> - 0.5	4T <sub>fmc_ker_ck</sub> +0.5	
t <sub>v(NWE-D)</sub>	FMC_NWE low to FMC_D[15-0] valid	0	-	
t <sub>h(NWE-D)</sub>	FMC_NWE high to FMC_D[15-0] invalid	2T <sub>fmc_ker_ck</sub> +1.5	-	20
t <sub>d(D-NWE)</sub>	FMC_D[15-0] valid before FMC_NWE high	5T <sub>fmc_ker_ck</sub> – 5	-	ns
t <sub>d(ALE-NWE)</sub>	FMC_ALE valid before FMC_NWE low	-	3T <sub>fmc_ker_ck</sub> +0.5	
t <sub>h(NWE-ALE)</sub>	FMC_NWE high to FMC_ALE invalid	2T <sub>fmc_ker_ck</sub> - 0.5	-	

<sup>1.</sup> Guaranteed by characterization results.




Figure 27. NAND controller waveforms for write access

1. y = 7 or 15 depending on the NAND flash memory interface.

### **SDRAM** waveforms and timings

In all timing tables, the TKERCK is the fmc ker ck clock period, with the following FMC SDCLK maximum values:

- For 2.7 V<V<sub>DD</sub><3.6 V: maximum FMC\_CLK = 95 MHz at 20 pF
- For 1.8 V<V<sub>DD</sub><1.9 V: maximum FMC\_CLK = 90 MHz at 20 pF
- For 1.62 V<<sub>DD</sub><1.8 V: maximum FMC\_CLK = 85 MHz at 15 pF

**Symbol Parameter** Min Max 2T<sub>fmc\_ker\_ck</sub> - 0.5 2T<sub>fmc\_ker\_ck</sub> +0.5 FMC\_SDCLK period tw(SDCLK) 3 Data input setup time t<sub>su(SDCLKH \_Data)</sub> Data input hold time 1.5 th(SDCLKH Data)

Address valid time 2.0 t<sub>d</sub>(SDCLKL\_Add)  $1.5^{(2)}$ Chip select valid time t<sub>d(SDCLKL-SDNE)</sub> ns Chip select hold time 0 th(SDCLKL\_SDNE) SDNRAS valid time 1  $t_{d(SDCLKL\_SDNRAS)}$ 

0

0.5

2.0

Table 72. SDRAM read timings<sup>(1)</sup>

Unit

th(SDCLKL\_SDNRAS)

t<sub>d</sub>(SDCLKL\_SDNCAS)

th(SDCLKL\_SDNCAS)

2. Using PC2\_C I/O adds 4.5 ns to this timing.

DS13313 Rev 4 176/257

SDNRAS hold time

SDNCAS valid time

SDNCAS hold time

<sup>1.</sup> Guaranteed by characterization results.

Symbol	Parameter	Min	Max	Unit
t <sub>W(SDCLK)</sub>	FMC_SDCLK period	2T <sub>fmc_ker_ck</sub> – 0.5	2T <sub>fmc_ker_ck</sub> +0.5	
t <sub>su(SDCLKH_Data)</sub>	Data input setup time	3	-	
t <sub>h(SDCLKH_Data)</sub>	Data input hold time	2.5	-	
t <sub>d</sub> (SDCLKL_Add)	Address valid time	-	2	
t <sub>d(SDCLKL_SDNE)</sub>	Chip select valid time	-	1.5 <sup>(2)(3)</sup>	ns
t <sub>h(SDCLKL_SDNE)</sub>	Chip select hold time	0	-	
t <sub>d(SDCLKL_SDNRAS</sub>	SDNRAS valid time	-	1	
th(SDCLKL_SDNRAS)	SDNRAS hold time	0	-	
t <sub>d</sub> (SDCLKL_SDNCAS)	SDNCAS valid time	-	2	

Table 73. LPSDR SDRAM read timings<sup>(1)</sup>

1. Guaranteed by characterization results.

th(SDCLKL\_SDNCAS)

- 2. Using PC2 I/O adds 4 ns to this timing.
- 3. Using PC2\_C I/O adds 16.5 ns to this timing.

FMC SDCLK td(SDCLKL\_AddC) th(SDCLKL\_AddR) td(SDCLKL\_AddR) FMC\_A[12:0] Row n Col2 th(SDCLKL\_AddC) td(SDCLKL\_SNDE) th(SDCLKL\_SNDE) FMC\_SDNE[1:0] td(SDCLKL\_NRAS) → ◆ th(SDCLKL\_NRAS) FMC\_SDNRAS ★ td(SDCLKL\_NCAS) th(SDCLKL\_NCAS) FMC\_SDNCAS FMC\_SDNWE tsu(SDCLKH\_Data) ← → ← th(SDCLKH\_Data) Data1 Data2 Datan Daţai FMC\_D[31:0] -MS32751V2

Figure 28. SDRAM read access waveforms (CL = 1)

SDNCAS hold time

0.5

Table 74. SDRAM Write timings<sup>(1)</sup>

Symbol	Parameter	Min	Max	Unit
t <sub>w(SDCLK)</sub>	FMC_SDCLK period	2T <sub>fmc_ker_ck</sub> - 0.5	2T <sub>fmc_ker_ck</sub> +0.5	
t <sub>d(SDCLKL_Data</sub> )	Data output valid time	-	2	
t <sub>h(SDCLKL_Data)</sub>	Data output hold time	0.5	-	
t <sub>d(SDCLKL_Add)</sub>	Address valid time	-	2	
t <sub>d(SDCLKL_SDNWE)</sub>	SDNWE valid time	-	2	
t <sub>h(SDCLKL_SDNWE)</sub>	SDNWE hold time	0	-	ne
t <sub>d</sub> (SDCLKL_SDNE)	Chip select valid time	-	1.5 <sup>(2)</sup>	ns
th(SDCLKLSDNE)	Chip select hold time	0	-	
t <sub>d</sub> (SDCLKL_SDNRAS)	SDNRAS valid time	-	1	
th(SDCLKL_SDNRAS)	SDNRAS hold time	0	-	
t <sub>d</sub> (SDCLKL_SDNCAS)	SDNCAS valid time	-	2	
t <sub>d</sub> (SDCLKL_SDNCAS)	SDNCAS hold time	0.5	-	

<sup>1.</sup> Guaranteed by characterization results.

Table 75. LPSDR SDRAM Write timings<sup>(1)</sup>

Symbol	Parameter	Min	Max	Unit
t <sub>w(SDCLK)</sub>	FMC_SDCLK period	2T <sub>fmc_ker_ck</sub> - 0.5	2T <sub>fmc_ker_ck</sub> +0.5	
t <sub>d(SDCLKL_Data</sub> )	Data output valid time	-	2	
t <sub>h(SDCLKL_Data)</sub>	Data output hold time	0	-	
t <sub>d(SDCLKL_Add)</sub>	Address valid time	-	2.5	
t <sub>d(SDCLKL-SDNWE)</sub>	SDNWE valid time	-	2	
t <sub>h(SDCLKL-SDNWE)</sub>	SDNWE hold time	0	-	no
t <sub>d(SDCLKL</sub> -SDNE)	Chip select valid time	-	1.5 <sup>(2)(3)</sup>	ns
t <sub>h(SDCLKL-SDNE)</sub>	Chip select hold time	0	-	
t <sub>d</sub> (SDCLKL-SDNRAS)	SDNRAS valid time	-	1	
t <sub>h(SDCLKL-SDNRAS)</sub>	SDNRAS hold time	0	-	
t <sub>d(SDCLKL-SDNCAS)</sub>	SDNCAS valid time	-	2	
t <sub>d(SDCLKL-SDNCAS)</sub>	SDNCAS hold time	0.5	-	

<sup>1.</sup> Guaranteed by characterization results.

<sup>2.</sup> Using PC2\_C I/O adds 4.5 ns to this timing.

<sup>2.</sup> Using PC2 I/O adds 4 ns to this timing.

<sup>3.</sup> Using PC2\_C I/O adds 16.5 ns to this timing.




Figure 29. SDRAM write access waveforms

#### 6.3.19 Octo-SPI interface characteristics

Unless otherwise specified, the parameters given in *Table 76* and *Table 78* for OCTOSPI are derived from tests performed under the ambient temperature,  $f_{HCLK}$  frequency and  $V_{DD}$  supply voltage conditions summarized in *Table 12: General operating conditions*, with the following configuration:

- Output speed is set to OSPEEDRy[1:0] = 11
- Measurement points are done at CMOS levels: 0.5V<sub>DD</sub>
- IO Compensation cell activated.
- HSLV activated when V<sub>DD</sub> ≤ 2.5 V
- VOS level set to VOS0

Refer to Section 6.3.16: I/O port characteristics for more details on the input/output alternate function characteristics.

Table 76. OCTOSPI characteristics in SDR mode<sup>(1)(2)</sup>

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
		1.71 V < V <sub>DD</sub> < 3.6 V, VOS0, C <sub>LOAD</sub> = 15 pF	-	-	92	
F <sub>(CLK)</sub>	OCTOSPI clock frequency	1.71 V < V <sub>DD</sub> < 3.6 V, VOS0, C <sub>LOAD</sub> =20 pF	-	-	90	MHz
		2.7 V < V <sub>DD</sub> < 3.6 V, VOS0, C <sub>LOAD</sub> = 20 pF	-	-	140	
t <sub>w(CKH)</sub>	OCTOSPI clock high and low	PRESCALER[7:0] = n	t <sub>(CK)</sub> /2	-	t <sub>(CK)</sub> /2+1	
t <sub>w(CKL)</sub>	time, even division	= 0,1,3,5	t <sub>(CK)</sub> /2-1	-	t <sub>(CK)</sub> /2	
t <sub>w(CKH)</sub>	OCTOSPI clock high and low	PRESCALER[7:0] = n	(n/2)*t <sub>(CK)</sub> / (n+1)	-	(n/2)*t <sub>(CK)</sub> / (n+1)+1	
t <sub>w(CKL)</sub>	time, odd division	= 2,4,6,8	(n/2+1)*t <sub>(CK)</sub> / (n+1)-1	-	(n/2+1)*t <sub>(CK)</sub> /(n+1)	ns
t <sub>s(IN)</sub> <sup>(3)</sup>	Data input setup time	-	3.0	-	-	
t <sub>h(IN)</sub> (3)	Data input hold time	-	1.5	-	-	
t <sub>v(OUT)</sub>	Data output valid time	-	-	0.5	1 <sup>(4)</sup>	
t <sub>h(OUT)</sub>	Data output hold time	-	0	-	-	

- 1. All values apply to Octal and Quad-SPI mode.
- 2. Guaranteed by characterization results.
- 3. Delay block bypassed.
- 4. Using PC2 or PC3 I/O in the data bus adds 4 ns to this timing value.

Figure 30. OCTOSPI SDR read/write timing diagram  $t_{\text{f(CL}_{:}^{\text{K})}}$  $t_{(\text{CLK})} \\$  $t_{\text{w}(\text{CLKH})}$  $t_{\text{w}(\text{CLKL})}$ Clock t<sub>v(OUT)</sub>  $t_{\text{h(OUT)}}$ Data output D0 D2 D1  $t_{s(IN)}$  $t_{h(IN)}$ Data input D0 D1 D2 MSv36878V3

DS13313 Rev 4 180/257

Table 77. OCTOSPI characteristics in DTR mode (no DQS)<sup>(1)(2)</sup>

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
		1.71 V < V <sub>DD</sub> < 3.6 V, VOS0, C <sub>LOAD</sub> = 15 pF	-	-	90 <sup>(4)</sup>	
F <sub>CK</sub> <sup>(3)</sup>	OCTOSPI clock frequency	1.71 V < V <sub>DD</sub> < 3.6 V, VOS0, C <sub>LOAD</sub> = 20 pF	-	-	87 <sup>(4)</sup>	MHz
		2.7 V < V <sub>DD</sub> < 3.6 V, VOS0, C <sub>LOAD</sub> = 20 pF	-	-	110	
t <sub>w(CKH)</sub>	OCTOSPI clock high and	PRESCALER[7:0] = n	t <sub>(CK)</sub> /2	-	t <sub>(CK)</sub> /2+1	
t <sub>w(CKL)</sub>	low time, even division	= 0,1,3,5	t <sub>(CK)</sub> /2-1	-	t <sub>(CK)</sub> /2	
t <sub>w(CKH)</sub>	OCTOSPI clock high and	PRESCALER[7:0] = n	(n/2)*t <sub>(CK)</sub> / (n+1)	-	(n/2)*t <sub>(CK)</sub> / (n+1)+1	
t <sub>w(CKL)</sub>	low time, odd division	= 2,4,6,8	(n/2+1)*t <sub>(CK)</sub> /( n+1) – 1	-	(n/2+1)* t <sub>(CK)</sub> /(n+1)	
t <sub>sr(IN)</sub> t <sub>sf(IN)</sub> (5)	Data input setup time	-	3.0	-	-	ns
$t_{hr(IN)}$ $t_{hf(IN)}^{(5)}$	Data input hold time	-	1.50	-	-	113
+		DHQC = 0	-	6	7 <sup>(6)</sup>	
t <sub>vr(OUT)</sub> t <sub>vf(OUT)</sub>	Data output valid time	DHQC = 1, Prescaler = 1,2	-	t <sub>pclk</sub> /4+ 1	t <sub>pclk</sub> /4+1.25	
thr(OLIT)		DHQC = 0	4.5	-	-	
thr(OUT)	Data output hold time	DHQC = 1, Prescaler = 1,2	t <sub>pclk</sub> /4	-	-	

- 1. All values apply to Octal and Quad-SPI mode.
- 2. Guaranteed by characterization results.
- 3. DHQC must be set to reach the mentioned frequency.
- 4. Using PC2 or PC3 I/O in the data bus decreases the frequency to 47 MHz.
- 5. Delay block bypassed.
- 6. Using PC2 or PC3 I/O in the data bus adds 4 ns to this timing value.

Figure 31. OCTOSPI DTR mode timing diagram  $t_{(CLK)}$  $t_{f(CLK)}$ Clock t<sub>hf(OUT)</sub> tvr(OUT) Data output D0 D1 D2 D3 D4 D5  $t_{\text{sr(IN)}}t_{\text{hr(IN)}}$  $t_{\text{sf(IN)}}\,t_{\text{hf(IN)}}$ D0 Ď1 D2 D|4 Data input D3 D5

Table 78. OCTOSPI characteristics in DTR mode (with DQS)/Octal and Hyperbus<sup>(1)</sup>


Symbol	Parameter	Conditions	Min	Тур	Max	Unit
F <sub>CK</sub> <sup>(2)(3)</sup>	OCTOSPI clock frequency	2,7 V < V <sub>DD</sub> < 3.6 V, VOS0, C <sub>LOAD</sub> = 20 pF	-	-	100	MHz
1 CK	OUTOUT FORM HEQUEINS	$1.71 \text{ V} < \text{V}_{\text{DD}} < 3.6 \text{ V},$ VOS0, $\text{C}_{\text{LOAD}} = 20 \text{ pF}$	-	1	100 <sup>(4)</sup>	1411 12
t <sub>w(CKH)</sub>	OCTOSPI clock high and	PRESCALER[7:0] = n =	t <sub>(CK)</sub> /2	ı	t <sub>(CK)</sub> /2+1	ns
t <sub>w(CKL)</sub>	low time, even division	0,1,3,5	t <sub>(CK)</sub> /2-1	1	t <sub>(CK)</sub> /2	113
t <sub>w(CKH)</sub>	OCTOSPI clock high and	PRESCALER[7:0] = n =	(n/2)*t <sub>(CK)</sub> / (n+1)	-	(n/2)*t <sub>(CK)</sub> / (n+1)+1	
t <sub>w(CKL)</sub>	low time, odd division	2,4,6,8	(n/2+1)*t <sub>(CK)</sub> /( n+1)–1	ı	(n/2+1)*t <sub>(CK)</sub> / (n+1)	ns
t <sub>v(CK)</sub>	Clock valid time	-	-	ı	t <sub>(CK)</sub> +1	
t <sub>h(CK)</sub>	Clock hold time	-	t <sub>(CK)</sub> /2	ı	-	
V <sub>ODr(CK)</sub>	CK, CK crossing level on CK rising edge	VDD = 1.8 V	922	-	1229	mV
V <sub>ODf(CK)</sub>	CK, CK crossing level on CK falling edge	VDD = 1.8 V	1000	-	1277	IIIV
t <sub>w(CS)</sub>	Chip select high time	-	3*t <sub>(CK)</sub>	-	-	
t <sub>v(DQ)</sub>	Data input vallid time	-	0	-	-	
t <sub>v(DS)</sub>	Data strobe input valid time	-	0	-	-	
t <sub>h(DS)</sub>	Data strobe input hold time	-	0	-	-	
t <sub>v(RWDS)</sub>	Data strobe output valid time	-	-	-	3 x t <sub>(CK)</sub>	
t <sub>sr(DQ)</sub>	Data input setup time	Rising edge	0	ı	-	
t <sub>sf(DQ)</sub>	Data input setup time	Falling edge	0	-	-	
t <sub>hr(DQ)</sub>	Data input hold time	Rising edge	1	ı	-	
t <sub>hf(DQ)</sub>	Data input noid time	Falling edge	1	ı	-	
	Data output valid time rising	DHQC = 0	-	6	7 <sup>(5)</sup>	ns
t <sub>vr(OUT)</sub>	edge	DHQC = 1, Prescaler = 1,2	-	t <sub>pclk</sub> /4+ 1	t <sub>pclk</sub> /4+1.25	
	Data output valid time	DHQC = 0	-	5.5	6 <sup>(5)</sup>	
t <sub>vf(OUT)</sub>	falling edge	DHQC = 1, Prescaler = 1,2	-	t <sub>pclk</sub> /4+ 0.5	t <sub>pclk</sub> /4+0.75	
	Data output hold time riging	DHQC = 0	4.5	-	-	
t <sub>hr(OUT)</sub>	Data output hold time rising edge	DHQC = 1, Prescaler = 1,2	t <sub>pclk</sub> /4	-	-	
	Data output hold time falling	DHQC = 0	4.5	-	-	
t <sub>hf(OUT)</sub>	edge	DHQC = 1, Prescaler = 1,2	t <sub>pclk</sub> /4	-	-	

<sup>1.</sup> Guaranteed by characterization results.




- 2. Maximum frequency values are given for a RWDS to DQ skew of maximum +/-1.0 ns.
- 3. Activating DHQC is mandatory to reach this frequency
- 4. Using PC2 or PC3 I/O on data bus decreases the frequency to 47 MHz.
- 5. Using PC2 or PC3 I/O on the data bus adds 4 ns to this timing value.

Figure 32. OCTOSPI Hyperbus clock timing diagram










Figure 34. OCTOSPI Hyperbus write timing diagram

### 6.3.20 Delay block (DLYB) characteristics

Unless otherwise specified, the parameters given in *Table 79* for Delay Block are derived from tests performed under the ambient temperature, f<sub>rcc\_c\_ck</sub> frequency and VDD supply voltage summarized in *Table 12: General operating conditions*, with the following configuration:

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
t <sub>init</sub>	Initial delay	-	900	1300	1900	ps
$t_{\Delta}$	Unit Delay	-	28	33	41	-

Table 79. Delay Block characteristics

#### 6.3.21 16-bit ADC characteristics

Unless otherwise specified, the parameters given in *Table 80*, *Table 81* and *Table 82* are derived from tests performed under the ambient temperature, f<sub>PCLK2</sub> frequency and V<sub>DDA</sub> supply voltage conditions summarized in *Table 12: General operating conditions*.

Table 80. 16-bit ADC characteristics<sup>(1)(2)</sup>

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
$V_{DDA}$	Analog supply voltage for ADC ON	-	1.62	-	3.6	
	Positive	V <sub>DDA</sub> ≥2V	1.62	-	V <sub>DDA</sub>	V
V <sub>REF+</sub>	reference voltage	V <sub>DDA</sub> < 2 V		$V_{DDA}$		
V <sub>REF-</sub>	Negative reference voltage	-		V <sub>SSA</sub>		



Table 80. 16-bit ADC characteristics<sup>(1)(2)</sup> (continued)

Symbol	Parameter		Condition	ıs		Min	Тур	Max	Unit
					BOOST = 11	0.12	-	50	
	ADC clock	4.00.			BOOST = 10	0.12	-	25	
f <sub>ADC</sub>	frequency	1.62 V ≤	VDDA ≤ 3.6 V		BOOST = 01	0.12	-	12.5	MHz
					BOOST = 00	-	-	6.25	
		Resolution = 16 bits, V <sub>DDA</sub> >2.5 V	T <sub>J</sub> = 90 °C	f <sub>ADC</sub> = 36 MHz	SMP = 1.5	-	-	3.60	
		Resolution = 16 bits		f <sub>ADC</sub> = 37 MHz	SMP = 2.5	-	-	3.35	
		Resolution = 14 bits		f <sub>ADC</sub> = 50 MHz	SMP = 2.5	-	-	5.00	
		Resolution = 12 bits	T - 405 %0	f <sub>ADC</sub> = 50 MHz	SMP = 2.5	-	-	5.50	
	Sampling rate for	Resolution = 10 bits	T <sub>J</sub> = 125 °C	f <sub>ADC</sub> = 50 MHz	SMP = 1.5	-	-	7.10	
	Direct channels	Resolution = 8 bits		f <sub>ADC</sub> = 50 MHz	SMP = 1.5	-	-	8.30	
		Resolution = 14 bits		f <sub>ADC</sub> = 49 MHz	SMP = 1.5	-	-	4.90	
		Resolution = 12 bits	T - 440 °C	f <sub>ADC</sub> = 50 MHz	SMP = 1.5	-	-	5.50	
		Resolution = 10 bits	T <sub>J</sub> = 140 °C	f <sub>ADC</sub> = 50 MHz	SMP = 1.5	-	-	6.70	
		Resolution = 8 bits		f <sub>ADC</sub> = 50 MHz	SMP = 1.5	-	-	8.30	
		Resolution = 16 bits, V <sub>DDA</sub> >2.5 V	T <sub>J</sub> = 90 °C	f <sub>ADC</sub> = 32 MHz	SMP = 2.5	-	-	2.90	
		Resolution = 16 bits	ľ	f <sub>ADC</sub> = 31 MHz	SMP = 2.5	-	-	2.80	
f <sub>s</sub> (3)		Resolution = 14 bits		f <sub>ADC</sub> = 33 MHz	SMP = 2.5	-	-	3.30 MS	140
T <sub>S</sub> (°)	Committee make for	Resolution = 12 bits	T 405 00	f <sub>ADC</sub> = 39 MHz	SMP = 2.5	-	-	4.30	MSps
	Sampling rate for Fast channels	Resolution = 10 bits	T <sub>J</sub> = 125 °C	f <sub>ADC</sub> = 48 MHz	SMP = 2.5	-	-	6.00	
		Resolution = 8 bits		f <sub>ADC</sub> = 50 MHz	SMP = 2.5	-	-	7.10	
		Resolution = 12 bits		f <sub>ADC</sub> = 37 MHz	SMP = 2.5	-	-	4.10	
		Resolution = 10 bits	T <sub>J</sub> = 140 °C	f <sub>ADC</sub> = 46 MHz	SMP = 2.5	-	-	5.70	
		Resolution = 8 bits		f <sub>ADC</sub> = 50 MHz	SMP = 2.5	-	-	7.10	
		Resolution = 16 bits	T <sub>J</sub> = 90 °C			-	-		
		resolution = 14 bits				-	-		
		resolution = 12 bits	T 405 00			-	-		
	Sampling rate for	resolution = 10 bits	T <sub>J</sub> = 125 °C			-	-	4.00	
	Slow channels <sup>(4)</sup>	resolution = 8 bits				-	-	1.00	
		resolution = 12 bits				-	-		
		resolution = 10 bits	T <sub>J</sub> = 140 °C			-	-		
		resolution = 8 bits	1			-	-		
V <sub>AIN</sub> <sup>(5)</sup>	Conversion voltage range	-	<u>'</u>			0	-	V <sub>REF+</sub>	V
V <sub>CMIV</sub>	Common mode input voltage	-				V <sub>REF</sub> /2 - 10%	V <sub>REF</sub> /	V <sub>REF</sub> /2 + 10%	V

## Table 80. 16-bit ADC characteristics<sup>(1)(2)</sup> (continued)

Symbol Parameter		Conditio	Min	Тур	Max	Unit		
		Resolution = 16 bits, T <sub>J</sub> = 125 °C	-	-	-	-	170	
		Resolution = 14 bits, T <sub>J</sub> = 125 °C	-	-	-	-	435	
R <sub>AIN</sub> <sup>(6)</sup>	External input impedance	Resolution = 12 bits, T <sub>J</sub> =125 °C	-	-	-	-	1,150	Ω
		Resolution = 10 bits, T <sub>J</sub> = 125 °C	-	-	-	-	5,650	
		Resolution = 8 bits, T <sub>J</sub> = 125 °C	-	-	-	-	26,500	
C <sub>ADC</sub>	Internal sample and hold capacitor	-			-	4	-	pF
t <sub>ADCVREG</sub> _STUP	ADC LDO startup time	-			-	5	10	us
t <sub>STAB</sub>	ADC Power-up time	LDO already started			1	-	-	conver sion cycle
Offset and linearity calibration time		-			16,5010			1/f <sub>ADC</sub>
t <sub>OFF</sub> _	Offset calibration time	-				1,280		1/f <sub>ADC</sub>
	Trigger	CKMODE = 00			1.5	2	2.5	
	conversion latency regular	CKMODE = 01			-	-	2.5	1/5
t <sub>LATR</sub>	and injected channels without	CKMODE = 10			-	-	2.5	1/f <sub>ADC</sub>
	conversion abort	CKMODE = 11			-	-	2.25	
	Trigger	CKMODE = 00			2.5	3	3.5	
	conversion latency regular	CKMODE = 01			-	-	3.5	415
t <sub>LATRINJ</sub>	injected channels aborting a regular	CKMODE = 10			-	-	3.5	1/f <sub>ADC</sub>
	conversion	CKMODE = 11			-	-	3.25	
t <sub>S</sub>	Sampling time	-			1.5	-	810.5	1/f <sub>ADC</sub>
t <sub>CONV</sub>	Total conversion time (including sampling time)  Resolution = N bits		ts + 0.5 + N/2	-	-	1/f <sub>ADC</sub>		
t <sub>TRIG</sub>	External trigger period	-			t <sub>CONV</sub>	-	-	1/f <sub>ADC</sub>

## Table 80. 16-bit ADC characteristics<sup>(1)(2)</sup> (continued)

Symbol	Parameter	Conditio	Conditions				Max	Unit
	ADC	Resolution = 16 bits, f <sub>ADC</sub> = 25 MHz	-	-	-	1,440	-	
	consumption on V <sub>DDA</sub> ,	Resolution = 14 bits, f <sub>ADC</sub> = 30 MHz	-	-	-	1,350	-	
	BOOST=11, Differential mode	Resolution = 12 bits, f <sub>ADC</sub> = 40 MHz	-	-	-	990	-	
	ADC	Resolution = 16 bits	-	-	-	1,080	-	
	consumption on V <sub>DDA</sub> ,	Resolution = 14 bits	-	-	-	810	-	
	BOOST=10, Differential mode, f <sub>ADC</sub> = 25 MHz	Resolution = 12 bits	-	-	-	585	-	
I <sub>DDA</sub> D (ADC)	ADC	Resolution = 16 bits	-	-	-	630	-	
	consumption on V <sub>DDA</sub> ,	Resolution = 14 bits	-	-	-	432	-	
BO0 Differe	BOOST=01, Differential mode, f <sub>ADC</sub> = 12.5 MHz	Resolution = 12 bits	-	-	-	315	-	
	ADC	Resolution = 16 bits	-	-	-	360	-	
	consumption on V <sub>DDA</sub> ,	Resolution = 14 bits	-	-	-	270	-	
	BOOST=00, Differential mode, f <sub>ADC</sub> = 6.25 MHz	Resolution = 12 bits	-	-	-	225	-	
ADC	Resolution = 16 bits, f <sub>ADC</sub> =25 MHz	-	-	-	720	-		
	consumption on V <sub>DDA</sub> , BOOST=11,	Resolution = 14 bits, f <sub>ADC</sub> =30 MHz	-	-	-	675	-	
	Single-ended mode	Resolution = 12 bits, f <sub>ADC</sub> =40 MHz	-	-	-	495	-	μА
	ADC	Resolution = 16 bits	-	-	-	540	-	μΑ
	consumption on V <sub>DDA</sub> ,	Resolution = 14 bits	-	-	-	405	-	
	BOOST=10, Singl-ended mode, f <sub>ADC</sub> = 25 MHz	Resolution = 12 bits	-	-	-	292.5	-	
IDDA_SE (ADC)	ADC	Resolution = 16 bits	-	-	-	315	-	
	consumption on V <sub>DDA</sub> ,	Resolution = 14 bits	-	-	-	216	-	
	BOOST=01, Single-ended mode, f <sub>ADC</sub> = 12.5 MHz	Resolution = 12 bits	-	-	-	157.5	-	
	ADC	Resolution = 16 bits	-	-	-	180	-	
	consumption on V <sub>DDA</sub>	Resolution = 14 bits	-	-	-	135	-	
	BOOST=00, Single-ended mode f <sub>ADC</sub> =6.25 MHz	Resolution = 12 bits	-	-	-	112.5	-	
		f <sub>ADC</sub> =50 MHz	-	-	-	400	-	
	450	f <sub>ADC</sub> =25 MHz	-	-	-	220	-	
I <sub>DD</sub> (ADC)	ADC consumption on	f <sub>ADC</sub> =12.5 MHz	-	-	-	180	-	
(20)	V <sub>DD</sub>	f <sub>ADC</sub> =6.25 MHz	-	-	-	120	-	
		f <sub>ADC</sub> =3.125 MHz	-	-	-	80	-	

- 1. Guaranteed by design.
- 2. The voltage booster on ADC switches must be used for  $V_{DDA}$  < 2.4 V (embedded I/O switches).
- These values are valid for TFBGA100, UFBGA169 and UFBGA176+25 packages and one ADC. The values for other packages and multiple ADCs may be different.
- 4. For slow channels, the performance should be limited to 1 Msps what ever the value of  $f_{ADC}$ .



DS13313 Rev 4 187/257

- 5. Depending on the package,  $V_{REF^+}$  can be internally connected to  $V_{DDA}$  and  $V_{REF^-}$  to  $V_{SSA}$ .
- 6. The tolerance is 10 LSBs for 16-bit resolution, 4 LSBs for 14-bit resolution, and 2 LSBs for 12-bit, 10-bit and 8-bit resolutions.

Table 81. Minimum sampling time vs  $R_{AIN}$  (16-bit ADC) $^{(1)(2)}$ 

		Mini	mum sampling tim	ne (s)
Resolution	RAIN (Ω)	Direct channels <sup>(3)</sup>	Fast channels <sup>(4)</sup>	Slow channels <sup>(5)</sup>
16 bits	47	7.37E-08	1.14E-07	1.72E-07
	47	6.29E-08	9.74E-08	1.55E-07
	68	6.84E-08	1.02E-07	1.58E-07
14 bits	100	7.80E-08	1.12E-07	1.62E-07
	150	9.86E-08	1.32E-07	1.80E-07
	220	1.32E-07	1.61E-07	2.01E-07
	47	5.32E-08	8.00E-08	1.29E-07
	68	5.74E-08	8.50E-08	1.32E-07
	100	6.58E-08	9.31E-08	1.40E-07
40 5 25	150	8.37E-08	1.10E-07	1.51E-07
12 bits	220	1.11E-07	1.34E-07	1.73E-07
	330	1.56E-07	1.78E-07	2.14E-07
	470	2.16E-07	2.39E-07	2.68E-07
	680	3.01E-07	3.29E-07	3.54E-07
	47	4.34E-08	6.51E-08	1.08E-07
	68	4.68E-08	6.89E-08	1.11E-07
	100	5.35E-08	7.55E-08	1.16E-07
	150	6.68E-08	8.77E-08	1.26E-07
	220	8.80E-08	1.08E-07	1.40E-07
10 bits	330	1.24E-07	1.43E-07	1.71E-07
TO DIES	470	1.69E-07	1.89E-07	2.13E-07
	680	2.38E-07	2.60E-07	2.80E-07
	1000	3.45E-07	3.66E-07	3.84E-07
	1500	5.15E-07	5.35E-07	5.48E-07
	2200	7.42E-07	7.75E-07	7.78E-07
	3300	1.10E-06	1.14E-06	1.14E-06

Table 81. Minimum sampling time vs R<sub>AIN</sub> (16-bit ADC)<sup>(1)(2)</sup> (continued)

		Mini	mum sampling tim	ne (s)
Resolution	RAIN (Ω)	Direct channels <sup>(3)</sup>	Fast channels <sup>(4)</sup>	Slow channels <sup>(5)</sup>
	47	3.32E-08	5.10E-08	8.61E-08
	68	3.59E-08	5.35E-08	8.83E-08
	100	4.10E-08	5.83E-08	9.22E-08
	150	5.06E-08	6.76E-08	9.95E-08
	220	6.61E-08	8.22E-08	1.11E-07
	330	9.17E-08	1.08E-07	1.32E-07
	470	1.24E-07	1.40E-07	1.63E-07
8 bits	680	1.74E-07	1.91E-07	2.12E-07
O Dits	1000	2.53E-07	2.70E-07	2.85E-07
	1500	3.73E-07	3.93E-07	4.05E-07
	2200	5.39E-07	5.67E-07	5.75E-07
	3300	8.02E-07	8.36E-07	8.38E-07
	4700	1.13E-06	1.18E-06	1.18E-06
	6800	1.62E-06	1.69E-06	1.68E-06
	10000	2.36E-06	2.47E-06	2.45E-06
	15000	3.50E-06	3.69E-06	3.65E-06

<sup>1.</sup> Guaranteed by design.

<sup>2.</sup> Data valid at up to 130 °C, with a 47 pF PCB capacitor, and  $V_{DDA}$ =1.6 V.

<sup>3.</sup> Direct channels are connected to analog I/Os (PA0\_C, PA1\_C, PC2\_C and PC3\_C) to optimize ADC performance.

<sup>4.</sup> Fast channels correspond to PA6, PB1, PC4, PF11, PF13 for ADCx\_INPx, and to PA7, PB0, PC5, PF12, PF14 for ADCx\_INNx.

<sup>5.</sup> Slow channels correspond to all ADC inputs except for the Direct and Fast channels.

Table 82. 16-bit ADC accuracy<sup>(1)(2)</sup>

Symbol	Parameter	Cor	nditions <sup>(3)</sup>	Min	Тур	Max	Unit
		Direct	Single ended	-	+10/–20	-	
		channel	Differential	-	±15	-	
ГТ	Total wadadiyatad awaa	Cost sharpel	Single ended	-	+10/–20	-	
ET	Total undadjusted error	Fast channel	Differential	-	±15	-	
		Slow	Single ended	-	±10	-	
		channel	Differential		±10	-	
EO	Offset error		-	-	±10	-	
EG	Gain error		-	-	±15	-	LSB
ED	Differential linearity error	Sin	gle ended	-	+3/–1	-	LSB
ED	Differential fifteanty error	Di	fferential	-	+4.5/–1	-	
		Direct	Single ended	-	±11	-	
		channel	Differential	-	±7	-	
EL	L Integral linearity error	Fact channel	Single ended	-	±13	-	
EL	integral lineanty error	Fast channel	Differential	-	±7	-	
		Slow	Single ended	-	±10	-	
		channel	Differential	-	±6	-	
ENOB	Effective number of bits	Sin	gle ended	-	12.2	-	Bits
ENOB	Enective number of bits	Di	fferential	-	13.2	-	DIIS
SINAD	Signal-to-noise and	Sin	gle ended	-	75.2	-	
SINAD	distortion ratio	Di	fferential	-	81.2	-	
SNR	Signal-to-noise ratio	Sin	gle ended	-	77.0	-	dB
SINK	Signal-to-noise ratio	Di	fferential	-	81.0	-	ub
THD	Total harmonic distortion	Sin	gle ended	-	87	-	
וחט	Total Halffloriic distortion	Di	fferential	-	90	-	

<sup>1.</sup> Guaranteed by characterization results for BGA packages. The values for LQFP packages might differ.

Note:

ADC accuracy vs. negative injection current: injecting a negative current on any analog input pins should be avoided as this significantly reduces the accuracy of the conversion being performed on another analog input. It is recommended to add a Schottky diode (pin to ground) to analog pins which may potentially inject negative currents.

Any positive injection current within the limits specified for  $I_{INJ(PIN)}$  and  $\Sigma I_{INJ(PIN)}$  does not affect the ADC accuracy.

<sup>2.</sup> ADC DC accuracy values are measured after internal calibration.

<sup>3.</sup> ADC clock frequency = 25 MHz, ADC resolution = 16 bits,  $V_{DDA}=V_{REF+}=3.3$  V, BOOST=11 and 16-bit mode.





Figure 35. ADC accuracy characteristics

- Example of an actual transfer curve.
- Ideal transfer curve.
- End point correlation line.
- $\mathsf{E_T}$  = Total Unadjusted Error: maximum deviation between the actual and the ideal transfer curves.  $\mathsf{EO}$  = Offset Error: deviation between the first actual transition and the first ideal one.  $\mathsf{EG}$  = Gain Error: deviation between the last ideal transition and the last actual one.

  - ED = Differential Linearity Error: maximum deviation between actual steps and the ideal one.
  - EL = Integral Linearity Error: maximum deviation between any actual transition and the end point correlation line.

Figure 36. Typical connection diagram when using the ADC with FT/TT pins featuring analog switch function



- Refer to Table 80: 16-bit ADC characteristics for the values of RAIN and CADC-
- $C_{parasitic}$  represents the capacitance of the PCB (dependent on soldering and PCB layout quality) plus the pad capacitance (refer to *Table 51: I/O static characteristics*). A high  $C_{parasitic}$  value downgrades conversion accuracy. To remedy this,  $f_{ADC}$  should be reduced.
- Refer to Table 51: I/O static characteristics for the value of I<sub>lkq</sub>.
- 4. Refer to Figure 10: Power supply scheme.



DS13313 Rev 4 191/257

#### General PCB design guidelines

Power supply decoupling should be performed as shown in *Figure 37* or *Figure 38*, depending on whether  $V_{REF+}$  is connected to  $V_{DDA}$  or not. The 100 nF capacitors should be ceramic (good quality). They should be placed them as close as possible to the chip.

Figure 37. Power supply and reference decoupling (V<sub>REF+</sub> not connected to V<sub>DDA</sub>)

STM32


V<sub>REF+</sub>(1)

V<sub>DDA</sub>

V<sub>SSA</sub>/V<sub>REF</sub>(1)

MSv50648V2

When V<sub>REF+</sub> and V<sub>REF-</sub> inputs are not available, they are internally connected to V<sub>DDA</sub> and V<sub>SSA</sub>, respectively.



When V<sub>REF+</sub> and V<sub>REF-</sub> inputs are not available, they are internally connected to V<sub>DDA</sub> and V<sub>SSA</sub>, respectively.

### 6.3.22 12-bit ADC characteristics

Unless otherwise specified, the parameters given in *Table 83*, *Table 84* and *Table 85* are derived from tests performed under the ambient temperature and  $V_{DDA}$  supply voltage conditions summarized in *Table 12: General operating conditions*. In *Table 83*, *Table 84* and *Table 85*,  $f_{ADC}$  refers to  $f_{adc\_ker\_ck}$ .

Table 83. 12-bit ADC characteristics<sup>(1)(2)</sup>

Sym- bol	Parameter		Conditions							Max	Unit
$V_{DDA}$	Analog power supply for ADC ON		-							3.6	
V <sub>REF+</sub>	Positive reference voltage		V <sub>DDA</sub> ≥ V <sub>REF+</sub>							V <sub>DDA</sub>	V
V <sub>REF-</sub>	Negative reference voltage			-				V <sub>SSA</sub>	-	1	
f <sub>ADC</sub>	ADC clock frequency			1,62 V ≤ V <sub>DDA</sub> :	≤ 3.6 V			1.5	-	75	MHz
			Continuous and	2.4 V ≤ V <sub>DDA</sub> ≤ 3.6 V		f <sub>ADC</sub> = 75 MHz		-	-	5	
		Resolution	Discontinuous mode <sup>(5)</sup>	1.6V ≤ V <sub>DDA</sub> ≤ 3.6 V	40 °C < T < 120 °C	f <sub>ADC</sub> = 60 MHz	SMP	-	-	4	
		= 12 bits	Cinala mada	2.4 V ≤ V <sub>DDA</sub> ≤ 3.6 V	_40 °C ≤ T <sub>J</sub> ≤ 130 °C	f <sub>ADC</sub> = 50 MHz <sup>(6)</sup>	= 2.5	-	-	3.33	MSPS
			Single mode	1.6 V ≤ V <sub>DDA</sub> ≤ 3.6 V		f <sub>ADC</sub> = 38 MHz <sup>(6)</sup>		-	-	2.53	
		Resolution	Continuous and Discontinuous mode <sup>(5)</sup>	1.6V ≤ V <sub>DDA</sub> ≤ 3.6V		f <sub>ADC</sub> = 75 MHz		-	-	5.77	
		= 10 bits	Cinala mada	2.4 V ≤ V <sub>DDA</sub> ≤ 3.6 V	–40 °C ≤ T <sub>J</sub> ≤ 130 °C	f <sub>ADC</sub> = 58 MHz <sup>(6)</sup>	SMP = 2.5	-	-	4.46	
f <sub>S</sub> <sup>(4)</sup>	Sampling rate for		Single mode	1.6V ≤ V <sub>DDA</sub> ≤ 3.6V		f <sub>ADC</sub> = 42 MHz <sup>(6)</sup>		-	-	3.23	
3	Direct channels	Resolution	Continuous and Discontinuous mode <sup>(5)</sup>	1.6V ≤ V <sub>DDA</sub> ≤ 3.6V		f <sub>ADC</sub> = 75 MHz	SMP	-	-	6.82	
		= 8 bits	Single mode	2.4 V ≤ V <sub>DDA</sub> ≤ 3.6 V	-40 °C ≤ T <sub>J</sub> ≤ 130 °C	f <sub>ADC</sub> = 67 MHz <sup>(6)</sup>	= 2.5	-	-	6.09	
			Single mode	1.6V ≤ V <sub>DDA</sub> ≤ 3.6V		f <sub>ADC</sub> = 48 MHz <sup>(6)</sup>		-	-	4.36	
		Resolution	Continuous and Discontinuous mode <sup>(5)</sup>	1.6V ≤ V <sub>DDA</sub> ≤ 3.6V		f <sub>ADC</sub> = 75 MHz	SMP	-	-	8.33	
		= 6 bits	Single mad-	2.4 V ≤ V <sub>DDA</sub> ≤ 3.6 V	–40 °C ≤ T <sub>J</sub> ≤ 130 °C	f <sub>ADC</sub> = 75 MHz <sup>(6)</sup>	= 2.5	-	-	8.33	
			Single mode	1.6V ≤ V <sub>DDA</sub> ≤ 3.6V		f <sub>ADC</sub> = 55 MHz <sup>(6)</sup>		-	-	6.11	

Table 83. 12-bit ADC characteristics<sup>(1)(2)</sup> (continued)

Sym- bol	Parameter			Condition		<u> </u>	•	Min	Тур	Max	Unit	
			Continuous and	2.4 V ≤ V <sub>DDA</sub> ≤ 3.6 V		f <sub>ADC</sub> = 65 MHz		-	-	4.33		
		Decelution	Discontinuous mode <sup>(5)</sup>	1.6V ≤ V <sub>DDA</sub> ≤ 3.6V		f <sub>ADC</sub> = 58 MHz	SMP	-	-	3.87		
		Resolution = 12 bits		2.4 V ≤ V <sub>DDA</sub> ≤ 3.6 V	–40 °C ≤ T <sub>J</sub> ≤ 130 °C	f <sub>ADC</sub> = 32 MHz <sup>(6)</sup>	= 2.5	-	-	2.13		
				Single mode	1.6V ≤ V <sub>DDA</sub> ≤ 3.6V		f <sub>ADC</sub> = 26 MHz <sup>(6)</sup>		-	-	1.73	
		2.4 V ≤ V <sub>DDA</sub> ≤ 3.6 V	and Discontinuous	1.6V ≤ V <sub>DDA</sub> ≤ 3.6V		f <sub>ADC</sub> = 75 MHz		-,	-	5.77		
			–40 °C ≤ T <sub>J</sub> ≤ 130 °C	f <sub>ADC</sub> = 36 MHz <sup>(6)</sup>	SMP = 2.5	-	-	2.77				
	Sampling rate for fast		Single mode	1.6V ≤ V <sub>DDA</sub> ≤ 3.6V		f <sub>ADC</sub> = 30 MHz <sup>(6)</sup> f <sub>ADC</sub> = 75 MHz  o °C  f <sub>ADC</sub> = 44 MHz <sup>(6)</sup> SMP = 2.5		-	-	2.31		
f <sub>S</sub> <sup>(4)</sup>	channels (VIN[0:5])		Continuous and Discontinuous mode <sup>(5)</sup>	1.6V ≤ V <sub>DDA</sub> ≤ 3.6V			-	-	6.82			
(conti- nued)		Resolution = 8 bits		2.4 V ≤ V <sub>DDA</sub> ≤ 3.6 V	-40 °C ≤ T <sub>J</sub> ≤ 130 °C	f <sub>ADC</sub> =44 MHz <sup>(6)</sup>		-	-	4.00	MSPS	
			Single mode	1.6V ≤ V <sub>DDA</sub> ≤ 3.6V		f <sub>ADC</sub> = 35 MHz <sup>(6)</sup>		-	-	3.18		
		B	Continuous and Discontinuous mode <sup>(5)</sup>	1.6V ≤ V <sub>DDA</sub> ≤ 3.6V		f <sub>ADC</sub> = 75 MHz	0140	-	-	8.33		
		Resolution = 6 bits			2.4 V ≤ V <sub>DDA</sub> ≤ 3.6 V	–40 °C ≤ T <sub>J</sub> ≤ 130 °C	f <sub>ADC</sub> = 56 MHz <sup>(6)</sup>	SMP = 2.5	-	-	6.22	
			Single mode	1.6V ≤ V <sub>DDA</sub> ≤ 3.6V		f <sub>ADC</sub> = 42 MHz <sup>(6)</sup>		-	-	4.66	-	
		Resolution = 12 bits						-	-	1.00		
	Sampling	Resolution = 10 bits			40.00 . 7 . 400.00	f <sub>ADC</sub> = 15	SMP	-	-	1.28		
	rate for slow channels	Resolution = 8 bits	-	-	-40 °C ≤ T <sub>J</sub> ≤ 130 °C	f <sub>ADC</sub> = 15 MHz <sup>(6)</sup>	= 2.5	-	-	1.63		
		Resolution = 6 bits						-	-	2.08		
t <sub>TRIG</sub>	External trigger period			Resolution = 1	2 bits			-	-	15	1/f <sub>ADC</sub>	
V <sub>AIN</sub>	Conversion voltage range		-		0	-	V <sub>REF+</sub>	V				
V <sub>CMIV</sub>	Common mode input voltage	-					V <sub>REF</sub> /2- 10%	V <sub>REF</sub> /2	V <sub>REF</sub> /2 + 10%	V		
			Resolution = 12 bits,	T <sub>J</sub> = 125 °C			-	-	220			
R <sub>AIN</sub>	External input			Resolution = 10 bits,				-	-	2100	Ω	
	impedance			Resolution = 8 bits,				-	-	12000		
				Resolution = 6 bits,	T <sub>J</sub> = 125 °C			-	-	80000		

### Table 83. 12-bit ADC characteristics<sup>(1)(2)</sup> (continued)

Sym- bol	Parameter	Conditions	Min	Тур	Max	Unit
C <sub>ADC</sub>	Internal sample and hold capacitor	-	-	5	-	pF
t <sub>ADCV</sub> REG_ STUP	ADC LDO startup time		-	5	10	μs
t <sub>STAB</sub>	ADC power- up time	LDO already started	1	-	-	con- version cycle
t <sub>OFF</sub> _ CAL	Offset calibration time	-	135	-	-	
	Trigger	CKMODE = 00	1.5	2	2.5	
	conversion latency for	CKMODE = 01	-	-	2.5	
t <sub>LATR</sub>	regular and injected	CKMODE = 10	-	-	2.5	
	channels without aborting the conversion	CKMODE = 11	-	-	2.25	
	Trigger	CKMODE = 00	2.5	3	3.5	
	conversion latency for	CKMODE = 01	-	-	3.5	1/f <sub>ADC</sub>
t <sub>LATR</sub>	regular and injected	CKMODE = 10	-	-	3.5	MADC
INJ	channels when a regular conversion is aborted	CKMODE = 11	-	-	3.25	
t <sub>S</sub>	Sampling time	•	2.5	-	640.5	
t <sub>CONV</sub>	Total conversion time (including sampling time)	N-bits resolution	t <sub>S</sub> + 0.5 + N	-	-	
	ADC	f <sub>S</sub> = 5 MSPS	-	430	-	
I <sub>DDA</sub> _	consumption on V <sub>DDA</sub> and	f <sub>S</sub> = 1 MSPS	-	133	-	
D(ADC)	V <sub>REF</sub> , Differential mode	f <sub>S</sub> = 0.1 MSPS	-	51	-	
	ADC	f <sub>S</sub> = 5 MSPS	-	350	-	μΑ
I <sub>DDA</sub> _ SE	consumption on V <sub>DDA</sub> and	f <sub>S</sub> = 1 MSPS	-	122	-	
(ADC)	V <sub>REF</sub> , Single- ended mode	f <sub>S</sub> = 0.1 MSPS	-	47	-	
I <sub>DD</sub> (ADC)	ADC consumption on V <sub>DD</sub> per f <sub>ADC</sub>	-	-	2.4	-	μΑ/ MHz

- 1. Guaranteed by design.
- 2. The voltage booster on ADC switches must be used for  $V_{DDA}$  < 2.4 V (embedded I/O switches).
- 3. Depending on the package, VREF+ can be internally connected to  $V_{DDA}$  and VREF- to  $V_{SSA}$ .
- 4. Guaranteed by characterization for BGA and CSP packages. The values for LQFP packages may be different.
- 5. The conversion of the first element in the group is excluded.



 f<sub>ADC</sub> value corresponds to the maximum frequency that can be reached considering a 2.5 sampling period. For other SMPy sampling periods, the maximum frequency is f<sub>ADC</sub> value \* SMPy / 2.5 with a limitation to 75 MHz.

7. The tolerance is 2 LSBs for 12-bit, 10-bit and 8-bit resolutions. It is otherwise specified.

Table 84. Minimum sampling time vs R<sub>AIN</sub> (12-bit ADC)<sup>(1)(2)</sup>

Resolution	B (0)	Minimu	um sampling time (s	)
Resolution	R <sub>AIN</sub> (Ω <b>)</b>	Direct channels <sup>(3)</sup>	Fast channels <sup>(4)</sup>	Slow channels <sup>(5)</sup>
	47	5.55E-08	7.04E-08	1.03E-07
	68	5.76E-08	7.22E-08	1.05E-07
	100	6.17E-08	7.65E-08	1.07E-07
12 bits	150	7.02E-08	8.45E-08	1.13E-07
12 0165	220	8.59E-08	1.00E-07	1.22E-07
	330	1.11E-07	1.26E-07	1.41E-07
	470	1.46E-07	1.61E-07	1.69E-07
	680	1.98E-07	2.17E-07	2.25E-07
	47	4.90E-08	6.06E-08	8.77E-08
	68	5.07E-08	6.27E-08	8.95E-08
	100	5.41E-08	6.67E-08	9.22E-08
	150	6.18E-08	7.50E-08	9.59E-08
	220	7.51E-08	8.70E-08	1.04E-07
10 bits	330	9.46E-08	1.07E-07	1.17E-07
TO DIES	470	1.22E-07	1.34E-07	1.42E-07
	680	1.63E-07	1.77E-07	1.86E-07
	1000	2.27E-07	2.42E-07	2.43E-07
	1500	3.27E-07	3.40E-07	3.35E-07
	2200	4.53E-07	4.86E-07	4.73E-07
	3300	6.56E-07	6.93E-07	6.72E-07

Table 84. Minimum sampling time vs  $R_{AIN}$  (12-bit ADC) $^{(1)(2)}$  (continued)

		Minim	um sampling time (s	
Resolution	R <sub>AIN</sub> (Ω <b>)</b>	Direct channels <sup>(3)</sup>	Fast channels <sup>(4)</sup>	Slow channels <sup>(5)</sup>
	47	4.35E-08	5.31E-08	7.36E-08
	68	4.47E-08	5.48E-08	7.47E-08
	100	4.72E-08	5.79E-08	7.63E-08
	150	5.33E-08	6.35E-08	7.88E-08
	220	6.26E-08	7.26E-08	8.47E-08
	330	7.84E-08	8.80E-08	9.48E-08
	470	9.80E-08	1.07E-07	1.14E-07
9 hita	680	1.28E-07	1.39E-07	1.43E-07
8 bits	1000	1.76E-07	1.88E-07	1.90E-07
	1500	2.49E-07	2.66E-07	2.64E-07
	2200	3.50E-07	3.63E-07	3.63E-07
	3300	5.09E-07	5.27E-07	5.24E-07
	4700	7.00E-07	7.28E-07	7.09E-07
	6800	9.84E-07	1.03E-06	1.00E-06
	10000	1.43E-06	1.48E-06	1.44E-06
	15000	2.10E-06	2.18E-06	2.11E-06
	47	3.79E-08	4.58E-08	5.74E-08
	68	3.88E-08	4.69E-08	5.81E-08
	100	4.09E-08	4.89E-08	5.93E-08
	150	4.48E-08	5.25E-08	6.14E-08
	220	5.07E-08	5.81E-08	6.58E-08
	330	6.04E-08	6.79E-08	7.46E-08
	470	7.37E-08	8.10E-08	8.60E-08
6 bits	680	9.31E-08	1.01E-07	1.04E-07
o bits	1000	1.23E-07	1.32E-07	1.34E-07
	1500	1.71E-07	1.82E-07	1.82E-07
	2200	2.39E-07	2.50E-07	2.49E-07
	3300	3.43E-07	3.57E-07	3.49E-07
	4700	4.72E-07	4.92E-07	4.81E-07
	6800	6.65E-07	6.89E-07	6.68E-07
	10000	9.54E-07	9.88E-07	9.54E-07
	15000	1.40E-06	1.45E-06	1.39E-06

<sup>1.</sup> Guaranteed by design.

<sup>2.</sup> Data valid up to 130 °C, with a 22 pF PCB capacitor and  $V_{DDA}$  = 1.62 V.



- 3. Direct channels are connected to analog I/Os (PA0\_C, PA1\_C, PC2\_C and PC3\_C) to optimize ADC performance.
- 4. Fast channels correspond to ADCx\_INx[0:5].
- 5. Slow channels correspond to all ADC inputs except for the Direct and Fast channels.

Table 85. 12-bit ADC accuracy<sup>(1)(2)</sup>

Symbol	Parameter	Conditions		Min	Тур	Max	Unit	
		Direct channel	Single ended	-	3.5	5		
			Differential	-	2.5	3		
ET	Total unadjusted		Fast channel	Single ended	-	3.5	5	
	error		Differential	-	2.5	3		
		Slow channel	Single ended	-	3.5	5		
			Differential	-	2.5	3		
EO	Offset error	-		-	+/-2	+/-5		
EG	Gain error	-		-	TBD (3)	-		
- FD	Differential	Single ended		-	+/- 0.75	+1.5/- 1	±LSB	
ED	linearity error	Differential		-	+/-0.5	5 +1.25 /-1		
		Direct channel	Single ended	-	+/-1	+/-2.5		
			Differential	-	+/-1	·/-1 +/-2		
EL	Integral linearity error		Fast channel	Single ended	-	+/-1	+/-2.5	
			Differential	-	+/-1	+/-2		
		Slow channel	Single ended	-	+/-1	+/-2.5		
			Differential	-	+/-1	5 3 5 3 5 3 +/-5 - +1.5/- 1 +1.25 /-1 +/-2.5 +/-2 +/-2.5		
ENOB	Effective number of	Single ended		-	11.2	-	bits	
ENOB	bits	Differential		-	11.5	-	DILS	
	Signal-to-	Single ended		-	68.9	-		
SINAD	noise and distortion ratio	Differential		-	71.1	-		
CND	Signal-to-	Single ended		-	69.1	-	dB	
SNR	noise ratio	Differential		-	71.4	-		
TUD	Total	Single ended	_	-	-79.6	-		
THD	harmonic distortion	Differential		-	-81.8	3 5 3 5 - +1.5/- 1 +1.25 /-1 +/-2.5 +/-2		

DS13313 Rev 4 198/257

- Guaranteed by characterization for BGA packages. The maximum values are preliminary data. The values for LQFP
  packages may be different.
- 2. ADC DC accuracy values are measured after internal calibration in Continuous and Discontinuous mode.
- 3. TBD stands for "to be defined".

### 6.3.23 DAC characteristics

Table 86. DAC characteristics<sup>(1)</sup>

Symbol	Parameter	Conditions		Min	Тур	Max	Unit
$V_{DDA}$	Analog supply voltage	-		1.8	3.3	3.6	
V <sub>REF+</sub>	Positive reference voltage	-		1.80	-	$V_{DDA}$	V
V <sub>REF-</sub>	Negative reference voltage	-		-	$V_{SSA}$	-	
R <sub>L</sub>	Resistive Load	DAC output buffer	connected to V <sub>SSA</sub>	5	ı	-	
11	resistive Load	ON	connected to V <sub>DDA</sub>	25	ı	-	kΩ
R <sub>O</sub>	Output Impedance	DAC output buf	fer OFF	10.3	13	16	
Б	Output impedance	DAC output buffer	V <sub>DD</sub> = 2.7 V	-	1	1.6	1.0
R <sub>BON</sub>	sample and hold mode, output buffer ON	ÓN	V <sub>DD</sub> = 2.0 V	-	-	2.6	kΩ
-	Output impedance sample and hold mode, output buffer OFF	DAC output buffer	V <sub>DD</sub> = 2.7 V	-	-	17.8	
R <sub>BOFF</sub>		ample and hold mode, OFF		-	18.7	kΩ	
C <sub>L</sub>	Capacitive Load	DAC output buffer OFF		-	-	50	pF
C <sub>SH</sub>	Capacitive Load	Sample and Hol	d mode	-	0.1	1	μF
V <sub>DAC_OUT</sub>	Voltage on DAC_OUT output	DAC output buffer ON		0.2	-	V <sub>REF+</sub> - 0.2	V
_	σαιραί	DAC output buffer OFF		0	-	V <sub>REF+</sub>	
	Cattling time (full socie		±0.5 LSB	-	2.05	3	
	Settling time (full scale: for a 12-bit code transition	Normal mode, DAC	±1 LSB	-	1.97	2.87	
	between the lowest and the highest input codes	output buffer ON, C <sub>L</sub> ≤ 50 pF,	±2 LSB	-	1.67	2.84	
t <sub>SETTLING</sub>	when DAC_OUT reaches	R <sub>L</sub> ≥ 5 kΩ	±4 LSB	-	1.66	2.78	μs
	the final value of ±0.5LSB, ±1LSB, ±2LSB, ±4LSB,		±8 LSB	-	1.65	2.7	
	±8LSB)			-	1.7	2	
t <sub>WAKEUP</sub> <sup>(2)</sup>	Wakeup time from off state (setting the ENx bit	Normal mode, DAC on $C_L \le 50 \text{ pF}$ ,	•	-	5	7.5	
	in the DAC Control register) until the final value of ±1LSB is reached	Normal mode, DAC of OFF, C <sub>L</sub> ≤ 1			2	5	μs
PSRR	DC V <sub>DDA</sub> supply rejection ratio	Normal mode, DAC on ON, C <sub>L</sub> ≤ 50 pF,		-	-80	-28	dB



199/257

Table 86. DAC characteristics<sup>(1)</sup> (continued)

Symbol	Parameter	Condition	•	Min	Тур	Max	Unit
	Sampling time in Sample and Hold mode	MODE<2:0>_V12=100/101 (BUFFER ON)		1	0.7	2.6	ms
t <sub>SAMP</sub>	C <sub>L</sub> =100 nF (code transition between the lowest input code and	MODE<2:0>_V12=110 (BUFFER OFF)		-	11.5	18.7	1113
	the highest input code when DAC_OUT reaches the ±1LSB final value)	MODE<2:0>_V (INTERNAL BUFI		-	0.3	0.6	μs
I <sub>leak</sub>	Output leakage current	-			(3)		nA
C <sub>lint</sub>	Internal sample and hold capacitor	-		1.8	2.2	2.6	pF
t <sub>TRIM</sub>	Middle code offset trim time	Minimum time to ve code	rify the each	50	-	-	μs
	Middle code offset for 1	V <sub>REF+</sub> = 3.	6 V	-	850	-	
V <sub>offset</sub>	trim code step	V <sub>REF+</sub> = 1.	8 V	-	425	-	μV
		DAC output buffer	No load, middle code (0x800)	-	360	-	
	DAC quiescent	ON No load, worst code (0xF1C)	-	490	-		
I <sub>DDA(DAC)</sub>	DAC quiescent consumption from V <sub>DDA</sub>	DAC output buffer OFF	No load, middle/ worst code (0x800)	-	20	-	
		Sample and Hold mode, C <sub>SH</sub> =100 nF		-	360*T <sub>ON</sub> / (T <sub>ON</sub> +T <sub>OFF</sub> )	-	
		DAC output buffer	No load, middle code (0x800)	-	170	-	μA
I <sub>DDV</sub> (DAC)		ÓN	No load, worst code (0xF1C)	170	-		
	DAC consumption from V <sub>REF+</sub>	DAC output buffer OFF	No load, middle/ worst code (0x800)	-	160	-	
		Sample and Hold mode, Buffer ON, C <sub>SH</sub> =100 nF (worst code)		-	170*T <sub>ON</sub> / (T <sub>ON</sub> +T <sub>OFF</sub> )	-	
		Sample and Hold m OFF, C <sub>SH</sub> =100 nF (		-	160*T <sub>ON</sub> / (T <sub>ON</sub> +T <sub>OFF</sub> )	-	

<sup>1.</sup> Guaranteed by design unless otherwise specified.

- 2. In buffered mode, the output can overshoot above the final value for low input code (starting from the minimum value).
- 3. Refer to Table 51: I/O static characteristics.
- 4. T<sub>ON</sub> is the refresh phase duration, while T<sub>OFF</sub> is the hold phase duration. Refer to the product reference manual for more details.

Table 87. DAC accuracy<sup>(1)</sup>

Symbol	Parameter	Conditions		Min	Тур	Max	Unit	
DNL	Differential non	DAC outpu	t buffer ON	-2	-	2	LSB	
DINL	linearity <sup>(2)</sup>	DAC output	buffer OFF	-2	-	2	LOB	
-	Monotonicity	10 bits		-	-	-	-	
INL	Integral non linearity <sup>(3)</sup>		DAC output buffer ON, $C_L \le 50$ pF, $R_L \ge 5 \text{ k}\Omega$ -4 - DAC output buffer OFF, $C_L \le 50$ pF, no $R_L$ -4 -		4	LSB		
IINL	integral non linearity				-	4	LOB	
		DAC output	V <sub>REF+</sub> = 3.6 V	-	-	±12		
Offset	Offset error at code 0x800 <sup>(3)</sup>	buffer ON, $C_L \le 50 \text{ pF},$ $R_L \ge 5 \text{ k}\Omega$	V <sub>REF+</sub> = 1.8 V	-	-	±25	LSB	
		DAC output C <sub>L</sub> ≤ 50	buffer OFF, pF, no R <sub>L</sub>	-	-	±8		
Offset1	Offset error at code 0x001 <sup>(4)</sup>	DAC output buffer OFF, $C_L \le 50 \text{ pF, no R}_L$		-	-	±5	LSB	
	Offset error at code 0x800 after factory calibration	Offset error at code	DAC output	V <sub>REF+</sub> = 3.6 V	-	-	±5	
OffsetCal		buffer ON, $C_L \le 50 \text{ pF},$ $R_L \ge 5 \text{ k}Ω$	V <sub>REF+</sub> = 1.8 V	-	-	±7	LSB	
Gain	Gain error <sup>(5)</sup>	DAC output buffe R <sub>L</sub> ≥	er ON,C <sub>L</sub> ≤ 50 pF, 5 kΩ	-	-	±1	%	
Gaiii	Gain enois	DAC output buffer OFF, C <sub>L</sub> ≤ 50 pF, no R <sub>L</sub>		ı	-	±1	70	
TUE	Total unadjusted error	DAC output buffe R <sub>L</sub> ≥	r ON, C <sub>L</sub> ≤ 50 pF, 5 kΩ	-	-	±30		
TOL	Total unaujusted enoi	DAC output bu 50 pF,	ıffer OFF, C <sub>L</sub> ≤ no R <sub>L</sub>			±12	LSB	
TUECal	Total unadjusted error after calibration	DAC output buffer ON, $C_L \le 50$ pF, $R_L \ge 5 \text{ k}\Omega$		-	-	±23		
SNR		DAC output buffer ON,C <sub>L</sub> $\leq$ 50 R <sub>L</sub> $\geq$ 5 k $\Omega$ , 1 kHz, BW = 500 I		- 67.8	-			
	Signal-to-noise ratio <sup>(6)</sup>	C <sub>L</sub> ≤ 50 pF, no l	buffer OFF, R <sub>L</sub> ,1 kHz, BW = KHz	-	67.8	-	dB	

Table 01. BAO accuracy (continued)								
Symbol	Parameter	Conditions	Min	Тур	Max	Unit		
THD	Total harmonic distortion <sup>(6)</sup>	DAC output buffer ON, $C_L \le 50$ pF, $R_L \ge 5 \text{ k}\Omega$ , 1 kHz	-	-78.6	-	dВ		
		DAC output buffer OFF, $C_L \le 50 \text{ pF, no R}_L, 1 \text{ kHz}$	-	-78.6	-	dB		
SINAD	Signal-to-noise and distortion ratio <sup>(6)</sup>	DAC output buffer ON, $C_L \le 50$ pF, $R_L \ge 5 \text{ k}\Omega$ , 1 kHz	-	67.5	-	dB		
		DAC output buffer OFF, $C_L \le 50 \text{ pF, no R}_L, 1 \text{ kHz}$	-	67.5	-	ub		
ENOB	Effective number of	DAC output buffer ON, $C_L \le 50 \text{ pF, } R_L \ge 5 \text{ k}\Omega$ , 1 kHz	-	10.9	-	bits		
	bits	DAC output buffer OFF, $C_L \le 50 \text{ pF, no R}_L, 1 \text{ kHz}$	-	10.9	-	Dito		

Table 87. DAC accuracy<sup>(1)</sup> (continued)

- 1. Guaranteed by characterization results.
- 2. Difference between two consecutive codes minus 1 LSB.
- 3. Difference between the value measured at Code i and the value measured at Code i on a line drawn between Code 0 and last Code 4095.
- 4. Difference between the value measured at Code (0x001) and the ideal value.
- Difference between the ideal slope of the transfer function and the measured slope computed from code 0x000 and 0xFFF when the buffer is OFF, and from code giving 0.2 V and (V<sub>REF+</sub> - 0.2 V) when the buffer is ON.
- 6. Signal is -0.5 dBFS with  $F_{sampling}$ =1 MHz.

Buffered/Non-buffered DAC

Buffer(1)

12-bit digital to analog converter

ai17157V3

Figure 39. 12-bit buffered /non-buffered DAC

The DAC integrates an output buffer that can be used to reduce the output impedance and to drive external loads directly
without the use of an external operational amplifier. The buffer can be bypassed by configuring the BOFFx bit in the
DAC\_CR register.

# 6.3.24 Voltage reference buffer characteristics

Table 88. VREFBUF characteristics<sup>(1)</sup>

Symbol	Parameter	Conditio	ons	Min	Тур	Max	Unit
$V_{DDA}$		Normal mode, V <sub>DDA</sub> = 3.3 V	VSCALE = 000	2.8	3.3	3.6	
			VSCALE = 001	2.4	-	3.6	
			VSCALE = 010	2.1	-	3.6	
	Analog aupply valtage		VSCALE = 011	1.8	-	3.6	
	Analog supply voltage		VSCALE = 000	1.62	-	2.80	
		Degraded mode <sup>(2)</sup>	VSCALE = 001	1.62	-	2.40	
		Degraded mode.	VSCALE = 010	1.62	-	2.10	
			VSCALE = 011	1.62	-	1.80	
			VSCALE = 000	2.4980	2.5000	2.5035	
		Normal mode at 30 °C,	VSCALE = 001	2.0460	2.0490	2.0520	V
		I <sub>load</sub> = 100 μA	VSCALE = 010	1.8010	1.8040	1.8060	
			VSCALE = 011	1.4995	1.5015	1.5040	
V <sub>REFBUF</sub>	Voltage Reference Buffer Output, at 30 °C, I <sub>load</sub> = 100 μA	put, at 30 °C,	VSCALE = 000	V <sub>DDA</sub> - 150 mV	-	$V_{DDA}$	
_OUT			VSCALE = 001	V <sub>DDA</sub> - 150 mV	-	$V_{DDA}$	
			VSCALE = 010	V <sub>DDA</sub> - 150 mV	-	$V_{DDA}$	
			VSCALE = 011	V <sub>DDA</sub> - 150 mV	-	$V_{DDA}$	
TRIM	Trim step resolution	-	-	-	±0.05	±0.1	%
C <sub>L</sub>	Load capacitor	-	-	0.5	1	1.50	μF
esr	Equivalent Serial Resistor of C <sub>L</sub>	-	-	-	-	2	Ω
I <sub>LOAD</sub>	Static load current	-	-	-	-	4	mA
	Line regulation	291/41/4261/	I <sub>load</sub> = 500 μA		200	-	nnm/\/
I <sub>line_reg</sub>	Line regulation	e regulation $2.8 \text{ V} \le \text{V}_{DDA} \le 3.6 \text{ V}$		-	100	-	ppm/V
I <sub>load_reg</sub>	Load regulation	500 μA ≤ I <sub>LOAD</sub> ≤ 4 mA	Normal mode	-	50	-	ppm/ mA
T <sub>coeff</sub>	Temperature coefficient	-40 °C < T <sub>J</sub> <	+130 °C	-	-	T <sub>coeff</sub> V <sub>REFINT</sub> + 100	ppm/ °C
PSRR	Power supply rejection	DC	-	-	60	-	dB
FORK	i ower supply rejection	100KHz	-	-	40	-	ub

Table 88. VREFBU	F characteristics <sup>(1)</sup>	(continued)
------------------	----------------------------------	-------------

Symbol	Parameter	Condition	ons	Min	Тур	Max	Unit
t <sub>START</sub> Start-up time		C <sub>L</sub> =0.5 μF	-	-	300	-	
	C <sub>L</sub> =1 μF	-	-	500	-	μs	
	C <sub>L</sub> =1.5 μF	-	-	650	-		
I <sub>INRUSH</sub>	Control of maximum DC current drive on V <sub>REFBUF_OUT</sub> during startup phase <sup>(3)</sup>	-		-	8	-	mA
	VREFBUF	I <sub>LOAD</sub> = 0 μA	-	-	15	25	
I <sub>DDA</sub> (VREFBUF)	consumption from	I <sub>LOAD</sub> = 500 μA	-	1	16	30	μΑ
	$V_{DDA}$	I <sub>LOAD</sub> = 4 mA	-	-	32	50	

- 1. Guaranteed by design, unless otherwise specified.
- 2. In degraded mode, the voltage reference buffer cannot accurately maintain the output voltage ( $V_{DDA}$ -drop voltage).
- 3. To properly control VREFBUF I<sub>INRUSH</sub> current during the startup phase and the change of scaling,  $V_{DDA}$  voltage should be in the range of 1.8 V-3.6 V, 2.1 V-3.6 V, 2.4 V-3.6 V and 2.8 V-3.6 V for VSCALE = 011, 010, 001 and 000, respectively.

## 6.3.25 Analog temperature sensor characteristics

Table 89. Temperature sensor characteristics

Symbol	Parameter	Min	Тур	Max	Unit
T <sub>L</sub> <sup>(1)</sup>	V <sub>SENSE</sub> linearity with temperature	-	-	±3	°C
Avg_Slope <sup>(2)</sup>	Average slope		2	-	mV/°C
V <sub>30</sub> <sup>(3)</sup>	Voltage at 30°C ± 5 °C		0.62	-	V
t <sub>start_run</sub>	Startup time in Run mode (buffer startup)	-	-	25.2	ше
t <sub>S_temp</sub> <sup>(1)</sup>	ADC sampling time when reading the temperature	9	-	-	μs
I <sub>sens</sub> <sup>(1)</sup>	Sensor consumption		0.18	0.31	
I <sub>sensbuf</sub> <sup>(1)</sup>	Sensor buffer consumption	-	3.8	6.5	μΑ

- 1. Guaranteed by design.
- 2. Guaranteed by characterization results.
- 3. Measured at  $V_{DDA}$  = 3.3 V  $\pm$  10 mV. The  $V_{30}$  ADC conversion result is stored in the TS\_CAL1 byte.

Table 90. Temperature sensor calibration values

Symbol	Parameter	Memory address
TS_CAL1	Temperature sensor raw data acquired value at 30 °C, V <sub>DDA</sub> =3.3 V	0x1FF1 E820 -0x1FF1 E821
TS_CAL2	Temperature sensor raw data acquired value at 130 °C, V <sub>DDA</sub> =3.3 V	0x1FF1 E840 - 0x1FF1 E841

# 6.3.26 Digital temperature sensor characteristics

Table 91. Digital temperature sensor characteristics<sup>(1)</sup>

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
f <sub>DTS</sub> <sup>(2)</sup>	Output Clock frequency	-	500	750	1150	kHz
T <sub>LC</sub> <sup>(2)</sup>	Temperature linearity coefficient	VOS2	1660	2100	2750	Hz/° C
T <sub>TOTAL</sub> ERROR	Temperature offset	T <sub>J</sub> = -40°C to 30°C	-13	-	4	°C
(2)	measurement, all VOS	T <sub>J</sub> = 30°C to Tjmax	-7	-	2	C
	Additional arror due to augusty	VOS2	0	-	0	
T <sub>VDD_CORE</sub>	Additional error due to supply variation	VOS0, VOS1, VOS3	-1	-	1	°C
t <sub>TRIM</sub>	Calibration time	-	-	-	2	ms
t <sub>WAKE_UP</sub>	Wake-up time from off state until DTS ready bit is set	-	-	67	116.00	μs
I <sub>DDCORE_DTS</sub>	DTS consumption on VDD_CORE	-	8.5	30	70.0	μA

<sup>1.</sup> Guaranteed by design, unless otherwise specified.

# 6.3.27 Temperature and V<sub>BAT</sub> monitoring

Table 92. V<sub>BAT</sub> monitoring characteristics

Symbol	Parameter	Min	Тур	Max	Unit
R	Resistor bridge for V <sub>BAT</sub>		26	-	ΚΩ
Q	Ratio on V <sub>BAT</sub> measurement		4	-	-
Er <sup>(1)</sup>	Error on Q	-10	-	+10	%
t <sub>S_vbat</sub> <sup>(1)</sup>	ADC sampling time when reading V <sub>BAT</sub> input		-	-	μs
V <sub>BAThigh</sub>	High supply monitoring	ı	3.55		V
V <sub>BATlow</sub>	Low supply monitoring	-	1.36	-	V

<sup>1.</sup> Guaranteed by design.

Table 93. V<sub>BAT</sub> charging characteristics

Symbol	Parameter	Condition	Min	Тур	Max	Unit
R <sub>BC</sub>	Battery charging resistor	VBRS in PWR_CR3= 0	-	5	-	ΚΩ
\_BC	Battery charging resistor	VBRS in PWR_CR3= 1		1.5	-	1/77

<sup>2.</sup> Guaranteed by characterization results.

Table 94. Temperature monitoring characteristics

Symbol	Parameter	Min	Тур	Max	Unit
TEMP <sub>high</sub>	High temperature monitoring	-	117	-	°C
TEMP <sub>low</sub>	Low temperature monitoring	-	<b>-</b> 25	-	C

# 6.3.28 Voltage booster for analog switch

Table 95. Voltage booster for analog switch characteristics<sup>(1)</sup>

Symbol	Parameter	Condition	Min	Тур	Max	Unit
$V_{DD}$	Supply voltage	-	1.62	2.6	3.6	V
t <sub>SU(BOOST)</sub>	Booster startup time	-	-	-	50	μs
1	Booster consumption	1.62 V ≤ V <sub>DD</sub> ≤ 2.7 V	-	-	125	μA
IDD(BOOST)	booster consumption	2.7 V < V <sub>DD</sub> < 3.6 V	-	-	250	μΛ

<sup>1.</sup> Guaranteed by characterization results.

## 6.3.29 Comparator characteristics

Table 96. COMP characteristics<sup>(1)</sup>

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
$V_{DDA}$	Analog supply voltage	-	1.62	3.3	3.6	
V <sub>IN</sub>	Comparator input voltage range	-	0	-	$V_{DDA}$	V
$V_{BG}$	Scaler input voltage	-		(2)		
V <sub>SC</sub>	Scaler offset voltage	-	-	±5	±10	mV
1	Scaler static consumption	BRG_EN=0 (bridge disable)	-	0.2	0.3	
I <sub>DDA(SCALER)</sub>	from V <sub>DDA</sub>	BRG_EN=1 (bridge enable)	-	0.8	1	μΑ
t <sub>START_SCALER</sub>	Scaler startup time	-	-	140	250	μs
	Comparator startup time to reach propagation delay	High-speed mode	-	2	5	
t <sub>START</sub>		Medium mode	-	5	20	μs
	specification	Ultra-low-power mode	-	15	80	
	Propagation delay for	High-speed mode	-	50	80	ns
	200 mV step with 100 mV	Medium mode	-	0.5	0.9	
± (3)	overdrive	Ultra-low-power mode	-	2.5	7	μs
t <sub>D</sub> <sup>(3)</sup>	Propagation delay for step	High-speed mode	-	50	120	ns
	> 200 mV with 100 mV overdrive only on positive	Medium mode - 0.5		1.2		
	inputs	Ultra-low-power mode	-	2.5	7	μs
V <sub>offset</sub>	Comparator offset error	Full common mode range	-	±5	±20	mV

**Symbol Conditions** Min Unit **Parameter** Тур Max No hysteresis 0 Low hysteresis 4 10 22  $V_{hys}$ Comparator hysteresis mV Medium hysteresis 8 20 37 High hysteresis 30 52 16 Static 400 600 Ultra-low-With 50 kHz nΑ power mode ±100 mV overdrive 800 square signal Static 5 7 Comparator consumption With 50 kHz  $I_{DDA}(COMP)$ Medium mode from  $V_{DDA}$ ±100 mV overdrive 6 square signal μΑ Static 70 100 High-speed With 50 kHz mode ±100 mV overdrive 75

Table 96. COMP characteristics<sup>(1)</sup> (continued)

## 6.3.30 Operational amplifier characteristics

Table 97. Operational amplifier characteristics<sup>(1)</sup>

square signal

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
V <sub>DDA</sub>	Analog supply voltage Range	-	2	3.3	3.6	V
CMIR	Common Mode Input Range	-	0	-	$V_{DDA}$	V
		25°C, no load on output	-	-	±1.5	
VI <sub>OFFSET</sub>	Input offset voltage	All voltages and temperature, no load	-	-	±2.5	mV
ΔVI <sub>OFFSET</sub>	Input offset voltage drift	-	-	±3.0	-	μV/°C
TRIMOFFSETP TRIMLPOFFSETP	Offset trim step at low common input voltage (0.1*V <sub>DDA</sub> )	-	-	1.1	1.5	mV
TRIMOFFSETN TRIMLPOFFSETN  Offset trim step at high common input voltage (0.9*V <sub>DDA</sub> )		-	-	1.1	1.5	IIIV
I <sub>LOAD</sub>	Drive current	- -	-	-	500	
I <sub>LOAD_PGA</sub>	Drive current in PGA mode	<del>-</del>	-	-	270	μA

<sup>1.</sup> Guaranteed by design, unless otherwise specified.

<sup>2.</sup> Refer to Table 17: Embedded reference voltage.

<sup>3.</sup> Guaranteed by characterization results.

Table 97. Operational amplifier characteristics<sup>(1)</sup> (continued)

Symbol	Parameter	С	onditions	Min	Тур	Max	Unit
$C_{LOAD}$	Capacitive load		-	-	-	50	pF
CMRR	Common mode rejection ratio		-	-	80	-	dB
PSRR	Power supply rejection ratio	R <sub>LOAD</sub> ≥	$C_{LOAD} \le 50 \text{pf} / $ $R_{LOAD} \ge 4 \text{ k}\Omega^{(2)} \text{ at 1 kHz,} $ $V_{com} = V_{DDA}/2$		66	-	dB
GBW	Gain bandwidth for high supply range		≤ Output dynamic ≤ V <sub>DDA</sub> - 200 mV	4	7.3	12.3	MHz
SR	Slew rate (from 10% and	No	ormal mode	-	3	-	\//uo
SK	90% of output voltage)	High	-speed mode	-	24	-	V/µs
AO	Open loop gain		≤ Output dynamic ≤ V <sub>DDA</sub> - 200 mV	59	90	129	dB
φm	Phase margin		-	-	55	-	0
GM	Gain margin		-	-	12	-	dB
V <sub>OHSAT</sub>	High saturation voltage		I <sub>load</sub> =max or R <sub>LOAD</sub> =min, Input at V <sub>DDA</sub>		-	-	mV
V <sub>OLSAT</sub>	Low saturation voltage		ax or R <sub>LOAD</sub> =min, nput at 0 V	-	-	100	] ""
	Wake up time from OFF	Normal mode	$C_{LOAD} \le 50 pf$ , $R_{LOAD} \ge 4 k\Omega$ , follower configuration	-	0.8	3.2	
<sup>t</sup> WAKEUP	state	High speed mode	$C_{LOAD} \le 50 pf$ , $R_{LOAD} \ge 4 k\Omega$ , follower configuration	-	0.9	2.8	- μs
		PO	GA gain = 2	-1	-	1	
	Non inverting gain error	PO	GA gain = 4	-2	-	2	
	value	PO	GA gain = 8	-2.5	-	2.5	1
		PG	SA gain = 16	-3	-	3	
		PC	GA gain = 2	-1	-	1	
PCA gain	Inverting gain error value	PO	GA gain = 4	-1	-	1	%
PGA gain	Inverting gain error value	PO	GA gain = 8	-2	-	2	/0
		PG	GA gain = 16	-3	-	3	
		PO	GA gain = 2	-1	-	1	
	External non-inverting gain	PO	GA gain = 4	-3	-	3	
	error value	PO	GA gain = 8	-3.5	-	3.5	1
		PG	GA gain = 16	-4	-	4	

Table 97. Operational amplifier characteristics<sup>(1)</sup> (continued)

Symbol	Parameter	С	onditions	Min	Тур	Max	Unit	
		P	GA Gain=2	-	10/10	-		
	R2/R1 internal resistance	P	GA Gain=4	-	30/10	-		
	values in non-inverting PGA mode <sup>(3)</sup>	P	GA Gain=8	1	70/10	-	-	
D		PC	GA Gain=16	-	150/10	-	kΩ/	
R <sub>network</sub>		PG	GA Gain = -1	-	10/10	-	kΩ	
	R2/R1 internal resistance values in inverting PGA	PG	SA Gain = -3	-	30/10	-		
	mode <sup>(3)</sup>	PG	SA Gain = -7	-	70/10	-		
		PG	A Gain = -15	ı	150/10	ı		
Delta R	Resistance variation (R1 or R2)	-		-15	-	15	%	
			Gain=2	-	GBW/2	-	-	
	PGA bandwidth for different non inverting gain	ndwidth for Gain=4		-	GBW/4	-	MHz	
		Gain=8		-	GBW/8	-		
PGA BW		Gain=16		ı	GBW/16	ı		
IGABW		Gain = -1		ı	5.00	i		
	PGA bandwidth for	Gain = -3		-	3.00	-	- MHz	
	different inverting gain	Gain = -7		-	1.50	-		
		(	Gain = -15	1	0.80	ı		
en	Voltage noise density	at 1 KHz	output loaded	-	140	-	nV/√	
еп	voltage hoise density	at 10 KHz	with 4 kΩ	-	55	-	Hz	
	OPAMP consumption from	Normal mode	no Load,	-	570	1000		
I <sub>DDA(OPAMP)</sub>	OPAMP consumption from VDDA	High- speed mode	quiescent mode, follower	-	610	1200	μA	

<sup>1.</sup> Guaranteed by design, unless otherwise specified.

<sup>2.</sup>  $R_{LOAD}$  is the resistive load connected to  $V_{SSA} \, \text{or to} \, V_{DDA}.$ 

R2 is the internal resistance between the OPAMP output and th OPAMP inverting input. R1 is the internal resistance between the OPAMP inverting input and ground. PGA gain = 1 + R2/R1.

## 6.3.31 Digital filter for Sigma-Delta Modulators (DFSDM) characteristics

Unless otherwise specified, the parameters given in *Table 98* for DFSDM are derived from tests performed under the ambient temperature, fPCLKx frequency and supply voltage conditions summarized in *Table 12: General operating conditions*.

- Output speed is set to OSPEEDRy[1:0] = 10
- Capacitive load C<sub>I</sub> = 30 pF
- Measurement points are done at CMOS levels: 0.5V<sub>DD</sub>
- VOS level set to VOS0

Refer to Section 6.3.16: I/O port characteristics for more details on the input/output alternate function characteristics (DìFSDM\_CKINx, DFSDM\_DATINx, DFSDM\_CKOUT for DFSDM).

Table 98. DFSDM measured timing

Symbol	Parameter	Cond	litions	Min	Тур	Max	Unit
f <sub>DFSDMCLK</sub>	DFSDM clock	1.62 < V <sub>DD</sub> < 3.6 V		-	-	(1)	
f <sub>CKIN</sub>	Input clock	(SITP[1: External o	mode 0] = 0,1), clock mode EL[1:0] = 0)	-	-	20	MLIZ
(1/T <sub>CKIN</sub> )	frequency SI (SITP Interna	(SITP[1: Internal c	mode 0] = 0,1), lock mode EL[1:0] # 0)	-	-	20	MHz
f <sub>CKOUT</sub>	Output clock frequency	1.62 < V <sub>[</sub>	<sub>DD</sub> < 3.6 V	-	-	20	
DuCv	Output clock  Output clock  1.62 < V = n, 1	Even division, CKOUTDIV = n, 1, 3, 5	45	50	55	%	
DuCy <sub>CKOUT</sub>	frequency duty cycle < 3.6 V Odd division, CKOUTDIV = n, 2, 4, 6		(((n/2+1)/(n+1)) *100)-5	(((n/2+1)/(n+1)) *100)	(((n/2+1)/(n+1)) *100)+5	70	

Table 98. DFSDM measured timing (continued)

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
t <sub>wh(CKIN)</sub>	Input clock high and low time	SPI mode (SITP[1:0] = 0,1), External clock mode (SPICKSEL[1:0] = 0)	T <sub>CKIN</sub> /2-0.5	T <sub>CKIN</sub> /2	-	
t <sub>su</sub>	Data input setup time	SPI mode (SITP[1:0] = 0,1), External clock mode (SPICKSEL[1:0] = 0)	2	-	-	ns
t <sub>h</sub>	SPI mode  (SITP[1:0] = 0.1)		1	-	-	115
T <sub>Manchester</sub>	Manchester data period (recovered clock period)	Manchester mode (SITP[1:0] = 2,3), Internal clock mode (SPICKSEL[1:0] # 0)	(CKOUTDIV+1) * T <sub>DFSDMCLK</sub>	-	(2*CKOUTDIV)  * T <sub>DFSDMCLK</sub>	

<sup>1.</sup> The maximum DFSDM kernel clock frequency is specified in the RCC chapter of the reference manual (RM0468).




Figure 40. Channel transceiver timing diagrams



## 6.3.32 Camera interface (DCMI) timing specifications

Unless otherwise specified, the parameters given in *Table 99* for DCMI are derived from tests performed under the ambient temperature, f<sub>HCLK</sub> frequency and VDD supply voltage summarized in *Table 12: General operating conditions*, with the following configuration:

- DCMI\_PIXCLK polarity: falling
- DCMI\_VSYNC and DCMI\_HSYNC polarity: high
- Data formats: 14 bits
- Capacitive load C<sub>L</sub>=30 pF
- Measurement points are done at CMOS levels: 0.5V<sub>DD</sub>
- VOS level set to VOS0

Table 99. DCMI characteristics<sup>(1)</sup>

Symbol	Parameter		Max	Unit
-	Frequency ratio DCMI_PIXCLK/f <sub>HCLK</sub>		0.4	-
DCMI_PIXCLK	Pixel Clock input		110	MHz
D <sub>pixel</sub>	Pixel Clock input duty cycle	30	70	%
t <sub>su(</sub> DATA)	Data input setup time	2	-	
t <sub>h</sub> (DATA)	Data hold time	1	-	
tsu(HSYNC), tsu(VSYNC)	DCMI_HSYNC/ DCMI_VSYNC input setup time	2	-	ns
th(HSYNC), th(VSYNC)	DCMI_HSYNC/ DCMI_VSYNC input hold time	1	-	

<sup>1.</sup> Guaranteed by characterization results.

DCMI\_PIXCLK

DCMI\_PIXCLK

DCMI\_HSYNC

DCMI\_HSYNC

DCMI\_VSYNC

DCMI\_VSYNC

DATA[0:13]

MS32414V2

Figure 41. DCMI timing diagram

# 6.3.33 Parallel synchronous slave interface (PSSI) characteristics

Unless otherwise specified, the parameters given in *Table 100* and *Table 101* for PSSI are derived from tests performed under the ambient temperature, f<sub>HCLK</sub> frequency and VDD supply voltage summarized in *Table 12: General operating conditions*.

Table 100. PSSI transmit characteristics<sup>(1)</sup>

Symbol	Parameter	Min	Max	Unit
-	Frequency ratio PSSI_PDCK/f <sub>HCLK</sub>	-	0.4	-
Deel DDek	DCCI Clock input	-	50	MHz
PSSI_PDCK	PSSI Clock input	-	35 <sup>(2)</sup>	IVITZ
D <sub>pixel</sub>	PSSI Clock input duty cycle	30	70	%
t <sub>ov</sub> (DATA)	Data output valid time	-	10	
-	-	-	14 <sup>(2)</sup>	
t <sub>oh</sub> (DATA)	Data output hold time	4.5	-	
t <sub>ov(</sub> (DE)	DE output valid time	-	10	ns
t <sub>oh</sub> (DE)	DE output hold time	4	-	
tsu(RDY)	RDY input setup time	0	-	
th(RDY)	RDY input hold time	0	-	

<sup>1.</sup> Guaranteed by characterization results.

Table 101. PSSI receive characteristics<sup>(1)</sup>

Symbol	Parameter	Min	Max	Unit
-	Frequency ratio PSSI_PDCK/f <sub>HCLK</sub>	-	0.4	-
PSSI_PDCK	PSSI Clock input	-	110	MHz
D <sub>pixel</sub>	PSSI Clock input duty cycle	30	70	%
t <sub>su</sub> (DATA)	Data input setup time	1.5	-	
t <sub>h</sub> (DATA)	Data input hold time	0.5	-	
t <sub>su(</sub> (DE)	DE input setup time	2	-	ns
t <sub>h</sub> (DE)	DE input hold time	1	-	115
tov(RDY)	RDY output valid time	-	15	
toh(RDY)	RDY output hold time	5.5	-	

<sup>1.</sup> Guaranteed by characterization results.

<sup>2.</sup> This value is obtained by using PA9, PA10 or PH4 I/O.

## 6.3.34 LCD-TFT controller (LTDC) characteristics

Unless otherwise specified, the parameters given in *Table 102* for LCD-TFT are derived from tests performed under the ambient temperature, f<sub>HCLK</sub> frequency and VDD supply voltage summarized in *Table 12: General operating conditions*, with the following configuration:

- LCD\_CLK polarity: high
- LCD\_DE polarity: low
- LCD\_VSYNC and LCD\_HSYNC polarity: high
- Pixel formats: 24 bits
- Output speed is set to OSPEEDRy[1:0] = 11
- Capacitive load C<sub>L</sub>=30 pF
- Measurement points are done at CMOS levels: 0.5VDD
- IO Compensation cell activated.
- HSLV activated when V<sub>DD</sub> ≤ 2.7 V
- VOS level set to VOS0

Table 102. LTDC characteristics<sup>(1)</sup>

Symbol	Parameter			Min	Max	Unit
	LTDC clock	2.7 <v<sub>DD&lt;3.6 V, 20 pF</v<sub>			150	
f <sub>CLK</sub>			V <sub>DD</sub> <3.6 V	-	133	MHz
	1.62 <v<sub>DD&lt;3.6 V</v<sub>	1.62 <v<sub>DD&lt;3.6 V</v<sub>	frequency 1.62 <v<sub>DD&lt;3.6 V</v<sub>		90/76.5 <sup>(2)</sup>	
D <sub>CLK</sub>	LTD	C clock output	duty cycle	45	55	%
t <sub>w(CLKH),</sub> t <sub>w(CLKL)</sub>	Clo	Clock High time, low time		t <sub>w(CLK)</sub> //2-0.5	t <sub>w(CLK)</sub> /2+0.5	
+	Data output valid time		2.7 <v<sub>DD&lt;3.6 V</v<sub>		2.0	
t <sub>v(DATA)</sub>	Data outpu	it valid tillle	1.62 <v<sub>DD&lt;3.6 V</v<sub>	-	2.5/6.5 <sup>(2)</sup>	
t <sub>h(DATA)</sub>	Γ	Data output hol	d time	0	-	
t <sub>v(HSYNC),</sub>	HSYNCA/SY	NC/DE output	2.7 <v<sub>DD&lt;3.6 V</v<sub>	-	1.5	ns
$t_{v(VSYNC),} \ t_{v(DE)}$		HSYNC/VSYNC/DE output valid time		-	2.0	
t <sub>h(HSYNC),</sub> t <sub>h(VSYNC)</sub> , t <sub>h(DE)</sub>	HSYNC/	C/VSYNC/DE output hold time		0	-	

<sup>1.</sup> Guaranteed by characterization results.

This value is valid when PA[9], PA[10], PA[11], PA[12], PA[15], PB[11], PH[4], PJ[8], PJ[9], PJ[10], PJ[11], PK[0], PK[1] or PK[2] is used.





Figure 42. LCD-TFT horizontal timing diagram





217/257

#### 6.3.35 Timer characteristics

The parameters given in *Table 103* are guaranteed by design.

Refer to Section 6.3.16: I/O port characteristics for details on the input/output alternate function characteristics (output compare, input capture, external clock, PWM output).

Symbol	Parameter	Conditions <sup>(3)</sup>	Min	Max	Unit
t	t <sub>res(TIM)</sub> Timer resolution time	AHB/APBx prescaler=1 or 2 or 4, f <sub>TIMxCLK</sub> = 275 MHz	1	-	t <sub>TIMxCLK</sub>
t <sub>res(TIM)</sub>	Timer resolution time	AHB/APBx prescaler>4, f <sub>TIMxCLK</sub> = 137.5 MHz	1	-	t <sub>TIMxCLK</sub>
f <sub>EXT</sub>	Timer external clock frequency on CH1 to CH4	f <sub>TIMxCLK</sub> = 240 MHz	0	f <sub>TIMxCLK</sub> /2	MHz
Res <sub>TIM</sub>	Timer resolution		-	16/32	bit
t <sub>MAX_COUNT</sub>	Maximum possible count with 32-bit counter	-	-	65536 × 65536	t <sub>TIMxCLK</sub>

Table 103. TIMx characteristics<sup>(1)(2)</sup>

### 6.3.36 Low-power timer characteristics

The parameters given in *Table 104* are guaranteed by design.

Refer to Section 6.3.16: I/O port characteristics for details on the input/output alternate function characteristics (output compare, input capture, external clock, PWM output).

Symbol	Parameter	Min	Max	Unit
t <sub>res(TIM)</sub>	Timer resolution time	1	-	t <sub>TIMxCLK</sub>
f <sub>LPTIMxCLK</sub>	Timer kernel clock	0	137.5	
f <sub>EXT</sub>	Timer external clock frequency on Input1 and Input2		f <sub>LPTIMxCLK</sub> /2	MHz
Res <sub>TIM</sub>	Timer resolution	-	16	bit
t <sub>MAX_COUNT</sub>	Maximum possible count	-	65536	t <sub>TIMxCLK</sub>

Table 104. LPTIMx characteristics<sup>(1)(2)</sup>

<sup>1.</sup> TIMx is used as a general term to refer to the TIM1 to TIM17 timers.

<sup>2.</sup> Guaranteed by design.

<sup>3.</sup> The maximum timer frequency on APB1 or APB2 is up to 275 MHz, by setting the TIMPRE bit in the RCC\_CFGR register, if APBx prescaler is 1 or 2 or 4, then TIMxCLK = rcc\_hclk1, otherwise TIMxCLK =  $4x F_{rcc\_pclkx1}$  or TIMxCLK =  $4x F_{rcc\_pclkx2}$ .

<sup>1.</sup> LPTIMx is used as a general term to refer to the LPTIM1 to LPTIM5 timers.

<sup>2.</sup> Guaranteed by design.

#### 6.3.37 Communication interfaces

### I<sup>2</sup>C interface characteristics

The I<sup>2</sup>C interface meets the timings requirements of the I<sup>2</sup>C-bus specification and user manual revision 03 for:

- Standard-mode (Sm): with a bit rate up to 100 kbit/s
- Fast-mode (Fm): with a bit rate up to 400 kbit/s
- Fast-mode Plus (Fm+): with a bit rate up to 1 Mbit/s.

The I<sup>2</sup>C timings requirements are guaranteed by design when the I<sup>2</sup>C peripheral is properly configured (refer to RM0399 reference manual) and when the i2c\_ker\_ck frequency is greater than the minimum shown in the table below:

Table 105. Minimum I2c_ker_ck frequency in all I-C modes						
Symbol	Parameter	Cond	Min	Unit		
		Standard-mode	-	2		
	Foot mode	Analog Filtre ON DNF=0	8			
f(I2CCLK)	I2CCLK frequency	Fast-mode	Analog Filtre OFF DNF=1	9	MHz	
fr	Fast-mode Plus	Analog Filtre ON DNF=0	17			
		rast-mode Plus	Analog Filtre OFF DNF=1	16	-	

Table 105. Minimum i2c ker ck frequency in all I<sup>2</sup>C modes

The SDA and SCL I/O requirements are met with the following restrictions:

- The SDA and SCL I/O pins are not "true" open-drain. When configured as open-drain, the PMOS connected between the I/O pin and V<sub>DD</sub> is disabled, but still present.
- The 20 mA output drive requirement in Fast-mode Plus is not supported. This limits the maximum load C<sub>Load</sub> supported in Fm+, which is given by these formulas:

$$t_{r(SDA/SCL)}$$
=0.8473xR<sub>P</sub> \* C<sub>Load</sub>

$$R_{P(min)} = (V_{DD} - V_{OL(max)}) / I_{OL(max)}$$

Where  $R_P$  is the I2C lines pull-up. Refer to Section 6.3.16: I/O port characteristics for the I<sup>2</sup>C I/Os characteristics.

All I<sup>2</sup>C SDA and SCL I/Os embed an analog filter. Refer to the table below for the analog filter characteristics:

Table 106. I<sup>2</sup>C analog filter characteristics<sup>(1)</sup>

Symbol	Parameter	Min	Max	Unit
t <sub>AF</sub>	Maximum pulse width of spikes that are suppressed by analog filter	50 <sup>(2)</sup>	80 <sup>(3)</sup>	ns

- 1. Guaranteed by characterization results.
- 2. Spikes with widths below  $t_{AF(min)}$  are filtered.
- 3. Spikes with widths above  $t_{AF(max)}$  are not filtered.

#### **USART** interface characteristics

Unless otherwise specified, the parameters given in *Table 107* for USART are derived from tests performed under the ambient temperature,  $f_{PCLKx}$  frequency and  $V_{DD}$  supply voltage conditions summarized in *Table 12: General operating conditions*, with the following configuration:

- Output speed is set to OSPEEDRy[1:0] = 11
- Capacitive load C<sub>I</sub> = 30 pF
- Measurement points are done at CMOS levels: 0.5V<sub>DD</sub>
- IO Compensation cell activated.
- VOS level set to VOS0

Refer to Section 6.3.16: I/O port characteristics for more details on the input/output alternate function characteristics (NSS, CK, TX, RX for USART).

Table 107. USART characteristics<sup>(1)</sup>

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
		Master mode, 1.62 V < V <sub>DD</sub> < 3.6 V			17.0	
f <sub>CK</sub>	USART clock frequency	Slave receiver mode, 1.62 V < V <sub>DD</sub> < 3.6 V	-	-	45.0	MHz
'CK	OSANT Clock frequency	Slave transmitter mode, 1.62 V < V <sub>DD</sub> < 3.6 V			27.0	IVIIIZ
		Slave transmitter mode, 2.5 V < V <sub>DD</sub> < 3.6 V	-	-	37.0	
t <sub>su(NSS)</sub>	NSS setup time	Slave mode	t <sub>ker</sub> +1	-	-	
t <sub>h(NSS)</sub>	NSS hold time	Slave mode	2	-	-	
t <sub>w(CKH)</sub> , t <sub>w(CKL)</sub>	CK high and low time	Master mode	1/f <sub>CK</sub> /2-2	1/f <sub>CK</sub> /2	1/f <sub>CK</sub> /2+2	
t	Data input setup time	Master mode	16	-	-	
t <sub>su(RX)</sub>	Data input setup time	Slave mode	1.0	-	-	
t	Data input hold time	Master mode	0	-	-	
t <sub>h(RX)</sub>	Data input noid time	Slave mode	2.0	-	-	ns
		Slave mode, , 1.62 V < V <sub>DD</sub> < 3.6 V	-	12.0	18	
t <sub>v(TX)</sub>	Data output valid time	Slave mode, , 2.5 V < V <sub>DD</sub> < 3.6 V	-	12.0	13.5	
		Master mode	-	0.5	1	
+	Data output hold time	Slave mode	9	-	-	
t <sub>h(TX)</sub>	Data output hold time	Master mode	0	-	-	

<sup>1.</sup> Guaranteed by characterization results.






Figure 44. USART timing diagram in master mode

1. Measurement points are done at  $0.5V_{DD}$  and with external  $C_L$  = 30 pF.




Figure 45. USART timing diagram in slave mode

#### SPI interface characteristics

Unless otherwise specified, the parameters given in *Table 108* for SPI are derived from tests performed under the ambient temperature,  $f_{PCLKx}$  frequency and  $V_{DD}$  supply voltage conditions summarized in *Table 12: General operating conditions*, with the following configuration:

- Output speed is set to OSPEEDRy[1:0] = 11
- Capacitive load C<sub>I</sub> = 30 pF
- Measurement points are done at CMOS levels: 0.5V<sub>DD</sub>
- IO Compensation cell activated.
- HSLV activated when VDD ≤ 2.7 V
- VOS level set to VOS0

Refer to Section 6.3.16: I/O port characteristics for more details on the input/output alternate function characteristics (SS, SCK, MOSI, MISO for SPI).

Table 108. SPI characteristics<sup>(1)(2)</sup>

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
		Master mode, 2.7 V < V <sub>DD</sub> < 3.6 V, SPI1, 2, 3			125	
		Master mode, 1.62 V < V <sub>DD</sub> < 3.6 V, SPI1, 2, 3			80/66 <sup>(3)</sup>	
		Master mode, 1.62 V < V <sub>DD</sub> < 3.6 V, SPI4, 5, 6			68.5	
f <sub>SCK</sub>	SPI clock frequency	Slave receiver mode, 1.62 V < V <sub>DD</sub> < 3.6 V, SPI1, 2, 3	_	-	100	MHz
		Slave receiver mode, 1.62 V < V <sub>DD</sub> < 3.6 V, SPI4, 5, 6			68.5	
		Slave mode transmitter/full duplex, 2.7 V < V <sub>DD</sub> < 3.6 V			45	
		Slave mode transmitter/full duplex, 1.62 V < V <sub>DD</sub> < 3.6 V			42.5/31 <sup>(4)</sup>	
t <sub>su(NSS)</sub>	NSS setup time	Slave mode	2	-	-	
t <sub>h(NSS)</sub>	NSS hold time	Slave mode	1	-	-	_
t <sub>w(SCKH)</sub> , t <sub>w(SCKL)</sub>	SCK high and low time	Master mode	t <sub>SCK</sub> /2-1 <sup>(5)</sup>	t <sub>SCK</sub> /2 <sup>(5)</sup>	t <sub>SCK</sub> /2+1 <sup>(5)</sup>	




Table 108. SPI characteristics<sup>(1)(2)</sup> (continued)

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
t <sub>su(MI)</sub>	Data input actus time	Master mode	2.5	-	-	
t <sub>su(SI)</sub>	Data input setup time	Slave mode	1	-	-	
t <sub>h(MI)</sub>	Data input hold time	Master mode	3	-	-	
t <sub>h(SI)</sub>	Data input hold time	Slave mode	1.5	-	-	
t <sub>a(SO)</sub>	Data output access time	Slave mode	9	13	27	
t <sub>dis(SO)</sub>	Data output disable time	Slave mode	0	1	5	
4		Slave mode, 2.7 V < V <sub>DD</sub> < 3.6 V	-	7.5	11	ns
t <sub>v(SO)</sub>	Data output valid time	Slave mode, 1.62 V < V <sub>DD</sub> < 3.6 V	-	7.5	12/16 <sup>(4)</sup>	
t <sub>v(MO)</sub>		Master mode, 1.62 V < V <sub>DD</sub> < 3.6 V	-	1	1.5/5.5 <sup>(6)</sup>	
t <sub>h(SO)</sub>	Data output hold time	Slave mode	7	-	-	
t <sub>h(MO)</sub>	Data output hold time	Master mode	0.5	-	-	

- 1. Guaranteed by characterization results.
- 2. The values given in the above table might be degraded when PC3\_C/PC2\_C I/Os are used (not available on all packages).
- 3. This value is obtained by using PA9 or PA12 I/O.
- 4. This value is obtained by using PC2 or PJ11 I/O.
- 5.  $t_{SCK} = t_{ker\_ck} * baud rate prescaler$ .
- 6. This value is obtained by using PC3 or PJ10 I/O.

Figure 46. SPI timing diagram - slave mode and CPHA = 0








Figure 47. SPI timing diagram - slave mode and CPHA = 1





### I<sup>2</sup>S Interface characteristics

Unless otherwise specified, the parameters given in *Table 109* for  $I^2S$  are derived from tests performed under the ambient temperature,  $f_{PCLKx}$  frequency and  $V_{DD}$  supply voltage conditions summarized in *Table 12: General operating conditions*, with the following configuration:

- Output speed is set to OSPEEDRy[1:0] = 11
- Capacitive load C<sub>I</sub> = 30 pF
- Measurement points are done at CMOS levels: 0.5V<sub>DD</sub>
- IO Compensation cell activated.
- HSLV activated when VDD ≤ 2.7 V
- VOS level set to VOS0

Refer to Section 6.3.16: I/O port characteristics for more details on the input/output alternate function characteristics (CK,SD,WS).

Table 109. I<sup>2</sup>S dynamic characteristics<sup>(1)</sup>

Symbol	Parameter	Conditions	Min	Max	Unit
		-	-	50	
		Master transmitter	-	50/40 <sup>(2)</sup>	
f <sub>MCK</sub>	I <sup>2</sup> S main clock output	Master receiver	-	50/40 <sup>(2)</sup>	MHz
		Slave transmitter	-	41.5/31 <sup>(3)</sup>	
		Slave receiver	-	50	
t <sub>v(WS)</sub>	WS valid time	Master mode	-	2/6 <sup>(4)</sup>	
t <sub>h(WS)</sub>	WS hold time	- Master mode	1	-	
t <sub>su(WS)</sub>	WS setup time	Slave mode	3	-	
t <sub>h(WS)</sub>	WS hold time	Slave mode	1	-	
t <sub>su(SD_MR)</sub>	Data input setup time	Master receiver	2.5	-	
t <sub>su(SD_SR)</sub>	Data input setup time	Slave receiver	1	-	
t <sub>h(SD_MR)</sub>	Data input hold time	Master receiver	3	-	
t <sub>h(SD_SR)</sub>	Data input noid time	Slave receiver	1.5	-	ns
t <sub>v(SD_ST)</sub>	Data output valid time	Slave transmitter (after enable edge)	-	12/16 <sup>(3)</sup>	
t <sub>v(SD_MT)</sub>	Data output valid time	Master transmitter (after enable edge)	-	2/6 <sup>(5)</sup>	
t <sub>h(SD_ST)</sub>	Data output hold time	Slave transmitter (after enable edge)	6.5	-	
t <sub>h(SD_MT)</sub>	Data output hold time	Master transmitter (after enable edge)	0.5	-	

- 1. Guaranteed by characterization results.
- 2. This value is obtained when PA9 or PA12 are used.
- 3. This value is obtained when PC2 is used.
- 4. This value is obtained when PA11 or PA15 are used.

5. This value is obtained when PC3 is used.





Figure 49. I<sup>2</sup>S slave timing diagram (Philips protocol)<sup>(1)</sup>

LSB transmit/receive of the previously transmitted byte. No LSB transmit/receive is sent before the first byte.



LSB transmit/receive of the previously transmitted byte. No LSB transmit/receive is sent before the first byte.

#### **SAI** characteristics

Unless otherwise specified, the parameters given in *Table 110* for SAI are derived from tests performed under the ambient temperature, f<sub>PCLKx</sub> frequency and VDD supply voltage conditions summarized in *Table 12: General operating conditions*, with the following configuration:

- Output speed is set to OSPEEDRy[1:0] = 10
- Capacitive load C<sub>I</sub> = 30 pF
- IO Compensation cell activated.
- Measurement points are done at CMOS levels: 0.5V<sub>DD</sub>
- VOS level set to VOS0

Refer to Section 6.3.16: I/O port characteristics for more details on the input/output alternate function characteristics (SCK,SD,WS).

Table 110. SAI characteristics<sup>(1)</sup>


Symbol	Parameter	Conditions	Min	Max	Unit
f <sub>MCK</sub>	SAI Main clock output	-	-	50	
	SAI clock frequency <sup>(2)</sup>	Master transmitter, 2.7 V ≤ V <sub>DD</sub> ≤ 3.6 V	-	45	
		Master transmitter, 1.62 V ≤ V <sub>DD</sub> ≤ 3.6 V	-	32	
f		Master receiver, 1.62 V ≤ V <sub>DD</sub> ≤ 3.6 V	-	32	MHz
f <sub>CK</sub>		Slave transmitter, 2.7 V ≤ V <sub>DD</sub> ≤ 3.6 V	-	47.5	
		Slave transmitter, 1.62 V ≤ V <sub>DD</sub> ≤ 3.6 V	-	41.5	
		Slave receiver, 1.62 V ≤ V <sub>DD</sub> ≤ 3.6 V	-	50	

Table 110. SAI characteristics<sup>(1)</sup> (continued)

Symbol	Parameter	Conditions	Min	Max	Unit
4	C valid time	Master mode, 2.7 V ≤ V <sub>DD</sub> ≤ 3.6 V	-	11	
$t_{V(FS)}$	F <sub>S</sub> valid time	Master mode, 1.62 V ≤ V <sub>DD</sub> ≤ 3.6 V	-	15.5	
t <sub>su(FS)</sub>	F <sub>S</sub> setup time	Slave mode	2.5	-	
4	E hold time	Master mode	6	-	
t <sub>h(FS)</sub>	F <sub>S</sub> hold time	Slave mode	0.5	-	
t <sub>su(SD_A_MR)</sub>	Data input setup time	Master receiver	3	-	
t <sub>su(SD_B_SR)</sub>	Data input setup time	Slave receiver	3.5	-	
t <sub>h(SD_A_MR)</sub>	Data input hold time	Master receiver	3.5	-	
t <sub>h(SD_B_SR)</sub>	Data input noid time	Slave receiver	0	-	ns
+	Data output valid time	Slave transmitter (after enable edge), $2.7 \text{ V} \leq \text{V}_{\text{DD}} \leq 3.6 \text{ V}$	-	10.5	
t <sub>v(SD_B_ST)</sub>	Data output valid time	Slave transmitter (after enable edge), $1.62 \text{ V} \leq \text{V}_{DD} \leq 3.6 \text{ V}$	-	12	
t <sub>h(SD_B_ST)</sub>	Data output hold time	Slave transmitter (after enable edge)	6.5	-	
+	Data output valid time	Master transmitter (after enable edge), $2.7 \text{ V} \le \text{V}_{\text{DD}} \le 3.6 \text{ V}$	-	10.5	
t <sub>v(SD_A_MT)</sub>	Data output valid time	Master transmitter (after enable edge), $1.62 \text{ V} \leq \text{V}_{DD} \leq 3.6 \text{ V}$	-	14.5	
t <sub>h(SD_A_MT)</sub>	Data output hold time	Master transmitter (after enable edge)	6	-	1

<sup>1.</sup> Guaranteed by characterization results.

Figure 51. SAI master timing waveforms



<sup>2.</sup> APB clock frequency must be at least twice SAI clock frequency.




Figure 52. SAI slave timing waveforms

#### **MDIO** characteristics

Unless otherwise specified, the parameters given in *Table 111* for the MDIO are derived from tests performed under the ambient temperature, f<sub>PCLKx</sub> frequency and VDD supply voltage conditions summarized in *Table 12: General operating conditions*, with the following configuration:

- Output speed is set to OSPEEDRy[1:0] = 10
- I/O Compensation cell activated.
- Measurement points are done at CMOS levels: 0.5V<sub>DD</sub>
- HSLV activated when V<sub>DD</sub> ≤ 2.7 V
- VOS level set to VOS0

Table 111. MDIO slave timing parameters

Symbol	Parameter		Тур	Max	Unit
F <sub>MDC</sub>	Management Data Clock	-	-	30	MHz
t <sub>d(MDIO)</sub>	Management Data Iput/output output valid time	8	10	18	
t <sub>su(MDIO)</sub>	Management Data Iput/output setup time	1	-	-	ns
t <sub>h(MDIO)</sub>	Management Data Iput/output hold time	1	-	-	




Figure 53. MDIO slave timing diagram

### SD/SDIO MMC card host interface (SDMMC) characteristics

Unless otherwise specified, the parameters given in *Table 112* and *Table 113* for SDIO are derived from tests performed under the ambient temperature, f<sub>PCLKx</sub> frequency and VDD supply voltage summarized in *Table 12: General operating conditions*, with the following configuration:

- Output speed is set to OSPEEDRy[1:0] = 11
- Capacitive load C<sub>I</sub> =30 pF
- Measurement points are done at CMOS levels: 0.5V<sub>DD</sub>
- IO Compensation cell activated.
- HSLV activated when V<sub>DD</sub> ≤ 2.7 V
- VOS level set to VOS0

Refer to Section 6.3.16: I/O port characteristics for more details on the input/output characteristics.

Table 112. Dynamics characteristics: SD / MMC characteristics,  $V_{DD}$  = 2.7 to 3.6  $V^{(1)(2)}$ 

Symbol	Parameter	Conditions	Min	Тур	Max	Unit	
f <sub>PP</sub>	Clock frequency in data transfer mode	-	0	-	120	MHz	
-	SDIO_CK/fPCLK2 frequency ratio	-	-	-	8/3	-	
t <sub>W(CKL)</sub>	Clock low time	f <sub>PP</sub> =52MHz	8.5	9.5	-	ns	
t <sub>W(CKH)</sub>	Clock high time	IPP -DZIVII IZ	8.5	9.5	ı	115	
CMD, D inp	uts (referenced to CK) in eMMC lega	cy/SDR/DDR and	SD HS/	SDR/DD	R mode	)	
t <sub>ISU</sub>	Input setup time HS	-	2.5	-	-		
t <sub>IH</sub>	Input hold time HS	-	0.5	-	-	ns	
t <sub>IDW</sub> (3)	Input valid window (variable window)	-	1.5	-	-		
CMD, D out	CMD, D outputs (referenced to CK) in eMMC legacy/SDR/DDR and SD HS/SDR/DDR mode						
t <sub>OV</sub>	Output valid time HS	-	-	5.5	6	ne	
t <sub>OH</sub>	Output hold time HS	-	4.5	-	-	ns	



Table 112. Dynamics characteristics: SD / MMC characteristics,  $V_{DD}$  = 2.7 to 3.6  $V^{(1)(2)}$ 

Symbol	Parameter	Conditions	Min	Тур	Max	Unit	
CMD, D inp	uts (referenced to CK) in SD default	mode					
t <sub>ISUD</sub>	Input setup time SD	-	1.5		-	no	
t <sub>IHD</sub>	Input hold time SD	-	0.5		-	ns	
CMD, D out	CMD, D outputs (referenced to CK) in SD default mode						
t <sub>OVD</sub>	Output valid default time SD	-	-	1	1	ns	
t <sub>OHD</sub>	Output hold default time SD	-	0	-	-	113	

<sup>1.</sup> Guaranteed by characterization results.

Table 113. Dynamics characteristics: eMMC characteristics VDD = 1.71V to  $1.9V^{(1)(2)}$ 

Symbol	Parameter	Conditions	Min	Тур	Max	Unit		
f <sub>PP</sub>	Clock frequency in data transfer mode	-	0	-	85	MHz		
-	SDIO_CK/fPCLK2 frequency ratio	-	-	-	8/3	-		
t <sub>W(CKL)</sub>	Clock low time	f <sub>PP</sub> =52 MHz	8.5	9.5	-	ns		
t <sub>W(CKH)</sub>	Clock high time	1pp =32 Wil 12	8.5	9.5	-	113		
CMD, D in	outs (referenced to CK) in eMMC m	ode						
t <sub>ISU</sub>	Input setup time HS	-	1.5	i	-			
t <sub>IH</sub>	Input hold time HS	-	1.5	1	-	ns		
t <sub>IDW</sub> (3)	Input valid window (variable window)	-	3.5	-	-			
CMD, D ou	CMD, D outputs (referenced to CK) in eMMC mode							
t <sub>OVD</sub>	Output valid time HS	-	-	6	6.5	ns		
t <sub>OHD</sub>	Output hold time HS	-	5.5	-	-	113		

<sup>1.</sup> Guaranteed by characterization results.

<sup>2.</sup> Above 100 MHz,  $C_L = 20 pF$ .

<sup>3.</sup> The minimum window of time where the data needs to be stable for proper sampling in tuning mode.

<sup>2.</sup>  $C_L = 20 pF$ .

<sup>3.</sup> The minimum window of time where the data needs to be stable for proper sampling in tuning mode.

D, CMD input

D, CMD input

D, CMD input

Figure 54. SD high-speed mode

Figure 55. SD default mode





Figure 56. SDMMC DDR mode



### **USB OTG\_FS characteristics**

Unless otherwise specified, the parameters given in *Table 115* for ULPI are derived from tests performed under the ambient temperature,  $f_{PCLKx}$  frequency and  $V_{DD}$  supply voltage summarized in *Table 12: General operating conditions*, with the following configuration:

- Output speed is set to OSPEEDRy[1:0] = 11
- Capacitive load C<sub>L</sub>=20 pF
- Measurement points are done at CMOS levels: 0.5V<sub>DD</sub>
- IO Compensation cell activated.
- VOS level set to VOS0



DS13313 Rev 4 231/257

Refer to Section 6.3.16: I/O port characteristics for more details on the input/output characteristics.

Symbol	Parameter	Condition	Min	Тур	Max	Unit
V <sub>DD33US</sub>	USB transceiver operating voltage	-	3.0 <sup>(1)</sup>	-	3.6	V
R <sub>PUI</sub>	Embedded USB_DP pull-up value during idle	-	900	1250	1600	
R <sub>PUR</sub>	Embedded USB_DP pull-up value during reception	-	1400	2300	3200	Ω
Z <sub>DRV</sub>	Output driver impedance <sup>(2)</sup>	Driver high and low	28	36	44	

Table 114. USB OTG\_FS electrical characteristics

### **USB OTG\_HS characteristics**

Unless otherwise specified, the parameters given in *Table 115* for ULPI are derived from tests performed under the ambient temperature, f<sub>PCLKx</sub> frequency and V<sub>DD</sub> supply voltage summarized in *Table 12: General operating conditions*, with the following configuration:

- Output speed is set to OSPEEDRy[1:0] = 11
- Capacitive load C<sub>L</sub>=20 pF
- Measurement points are done at CMOS levels: 0.5V<sub>DD</sub>
- IO Compensation cell activated.
- VOS level set to VOS0

Refer to Section 6.3.16: I/O port characteristics for more details on the input/output characteristics.

Table 115. Dynamics characteristics: USB ULPI<sup>(1)</sup>

Symbol	Parameter	Condition	Min	Тур	Max	Unit
t <sub>SC</sub>	Control in (ULPI_DIR , ULPI_NXT) setup time	-	5.5	-	-	
t <sub>HC</sub>	Control in (ULPI_DIR, ULPI_NXT) hold time	-	0	-	-	
t <sub>SD</sub>	Data in setup time	-	2.5	-	-	ns
t <sub>HD</sub>	Data in hold time	-	0	-	-	113
+ /+	Control/Datal output delay	$2.7 \text{ V} < \text{V}_{DD} < 3.6 \text{ V},$ $\text{C}_{L} = 20 \text{ pF}$	-	6.0	8.0	
t <sub>DC</sub> /t <sub>DD</sub>	Control/Datal output delay	1.71 V < V <sub>DD</sub> < 3.6 V , C <sub>L</sub> = 15 pF	-	6.0	12	

<sup>1.</sup> Guaranteed by characterization results.

The USB functionality is ensured down to 2.7 V. However, not all USB electrical characteristics are degraded in the 2.7 to 3.0 V voltage range.

No external termination series resistors are required on USB\_DP (D+) and USB\_DM (D-); the matching impedance is already included in the embedded driver.




Figure 57. ULPI timing diagram

#### **Ethernet interface characteristics**

Unless otherwise specified, the parameters given in *Table 116*, *Table 117* and *Table 118* for SMI, RMII and MII are derived from tests performed under the ambient temperature,  $f_{rcc\_c\_ck}$  frequency and  $V_{DD}$  supply voltage conditions summarized in *Table 12: General operating conditions*, with the following configuration:

- Output speed is set to OSPEEDRy[1:0] = 10
- Capacitive load C<sub>L</sub>=20 pF
- Measurement points are done at CMOS levels: 0.5V<sub>DD</sub>
- IO Compensation cell activated.
- HSLV activated when VDD ≤ 2.7 V
- VOS level set to VOS1

Due to timing constraint Pxy\_C I/Os cannot be used as ethernet signals.

Refer to Section 6.3.16: I/O port characteristics for more details on the input/output characteristics:

Table 116. Dynamics characteristics: Ethernet MAC signals for SMI <sup>(1)</sup>

Symbol	Parameter	Min	Тур	Max	Unit
t <sub>MDC</sub>	MDC cycle time( 2.5 MHz)	400	400	403	
T <sub>d(MDIO)</sub>	Write data valid time	0.5	1.5	4	ns
t <sub>su(MDIO)</sub>	Read data setup time	12.5	-	-	113
t <sub>h(MDIO)</sub>	Read data hold time	0	-	-	

1. Guaranteed by characterization results.


tMDC ETH\_MDC td(MDIO) → ETH\_MDIO(O) tsu(MDIO) th(MDIO) ETH\_MDIO(I) MS31384V1

Figure 58. Ethernet SMI timing diagram

Table 117. Dynamics characteristics: Ethernet MAC signals for RMII <sup>(1)</sup>

Symbol	Parameter	Min	Тур	Max	Unit
t <sub>su(RXD)</sub>	Receive data setup time	2	-	-	
t <sub>ih(RXD)</sub>	Receive data hold time	2	-	-	
t <sub>su(CRS)</sub>	Carrier sense setup time	1.5	-	-	ns
t <sub>ih(CRS)</sub>	Carrier sense hold time	1.5	-	-	113
t <sub>d(TXEN)</sub>	Transmit enable valid delay time	8	9	10.5	
t <sub>d(TXD)</sub>	Transmit data valid delay time	7	8	9.5	

<sup>1.</sup> Guaranteed by characterization results.



Symbol	Parameter	Min	Тур	Max	Unit
t <sub>su(RXD)</sub>	Receive data setup time 2.0 -		-		
t <sub>ih(RXD)</sub>	Receive data hold time	2.0	-	-	
t <sub>su(DV)</sub>	Data valid setup time	1.5	-	-	
t <sub>ih(DV)</sub>	Data valid hold time	1.5	-	-	ns
t <sub>su(ER)</sub>	Error setup time	1.5	-	-	115
t <sub>ih(ER)</sub>	Error hold time	0.5	-	-	
t <sub>d(TXEN)</sub>	Transmit enable valid delay time 9.0		11	19	
t <sub>d(TXD)</sub>	Transmit data valid delay time 8.5		10	19	

Table 118. Dynamics characteristics: Ethernet MAC signals for MII (1)

<sup>1.</sup> Guaranteed by characterization results.




Figure 60. Ethernet MII timing diagram

#### JTAG/SWD interface characteristics

Unless otherwise specified, the parameters given in *Table 119* and *Table 120* for JTAG/SWD are derived from tests performed under the ambient temperature,  $f_{rcc\_c\_ck}$  frequency and  $V_{DD}$  supply voltage summarized in *Table 12: General operating conditions*, with the following configuration:

- Output speed is set to OSPEEDRy[1:0] = 11
- Capacitive load C<sub>I</sub> =30 pF
- Measurement points are done at CMOS levels: 0.5V<sub>DD</sub>
- VOS level set to VOS0

Refer to Section 6.3.16: I/O port characteristics for more details on the input/output characteristics:



DS13313 Rev 4 235/257


**Table 119. Dynamics JTAG characteristics** 

Symbol	Parameter	Conditions	Min	Тур	Max	Unit	
F <sub>pp</sub>	T <sub>CK</sub> clock frequency	2.7V <v<sub>DD&lt; 3.6 V</v<sub>	-	-	37		
1/t <sub>c(TCK)</sub>	1 CK Clock frequency	1.62 <v<sub>DD&lt; 3.6 V</v<sub>	-	-	27.5	MHz	
ti <sub>su(TMS)</sub>	TMS input setup time	-	2.5	-	-	IVITIZ	
ti <sub>h(TMS)</sub>	TMS input hold time	-	1	-	-		
ti <sub>su(TDI)</sub>	TDI input setup time	-	1.5	-	-	-	
ti <sub>h(TDI)</sub>	TDI input hold time	-	1	-	-	-	
t <sub>ov(TDO)</sub>	TDO output valid time	2.7V <v<sub>DD&lt; 3.6 V</v<sub>	-	8	13.5	-	
		1.62 <v<sub>DD&lt; 3.6 V</v<sub>	-	8	18	-	
t <sub>oh(TDO)</sub>	TDO output hold time	-	7	-	-	-	

Table 120. Dynamics SWD characteristics

Symbol	Parameter	Conditions	Min	Тур	Max	Unit	
$F_pp$	SWCLK clock frequency	2.7V <v<sub>DD&lt; 3.6 V</v<sub>	-	-	71	MHz	
1/t <sub>c(SWCLK)</sub>	SWOLK Clock frequency	1.62 <v<sub>DD&lt; 3.6 V</v<sub>	-	-	52.5	IVITZ	
ti <sub>su(SWDIO)</sub>	SWDIO input setup time	-	2.5	-	-	-	
ti <sub>h(SWDIO)</sub>	SWDIO input hold time	-	1	-	-	-	
		2.7V <v<sub>DD&lt; 3.6 V</v<sub>	-	8.5	14	-	
t <sub>ov(SWDIO)</sub>	SWDIO output valid time	1.62 <v<sub>DD&lt; 3.6 V</v<sub>	-	8.5	19	-	
t <sub>oh(SWDIO)</sub>	SWDIO output hold time	-	8	-	-	-	

Figure 61. JTAG timing diagram



SWCLK  $\underbrace{t_{\text{su(SWDIO)}} \underbrace{t_{\text{h(SWDIO)}}}_{t_{\text{wsWCLKL}}} \underbrace{t_{\text{w(SWdLKH)}}}_{t_{\text{wsWdLKH}}} \underbrace{t_{\text{sw(SWDIO)}}}_{t_{\text{ov(SWDIO)}}} \underbrace{t_{\text{ov(SWDIO)}}}_{t_{\text{ov(SWDIO)}}} \underbrace{t_{\text{ov(SWDIO)}}}_{t_{\text{ov(SWDIO)}}} \underbrace{t_{\text{wswdLKH}}}_{t_{\text{ov(SWDIO)}}} \underbrace{t_{\text{wswdLKH}$ 

Figure 62. SWD timing diagram

STM32H723xE/G Package information

# 7 Package information

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK packages, depending on their level of environmental compliance. ECOPACK specifications, grade definitions and product status *are available at www.st.com.* ECOPACK is an ST trademark.

## 7.1 Device marking

Refer to technical note "Reference device marking schematics for STM32 microcontrollers and microprocessors" (TN1433) available on *www.st.com*, for the location of pin 1 / ball A1 as well as the location and orientation of the marking areas versus pin 1 / ball A1.

Parts marked as "ES", "E" or accompanied by an engineering sample notification letter, are not yet qualified and therefore not approved for use in production. ST is not responsible for any consequences resulting from such use. In no event will ST be liable for the customer using any of these engineering samples in production. ST's Quality department must be contacted prior to any decision to use these engineering samples to run a qualification activity.

A WLCSP simplified marking example (if any) is provided in the corresponding package information subsection.

# 7.2 LQFP100 package information (1L)

This LQFP is 100 lead, 14 x 14 mm low-profile quad flat package.

Note: See list of notes in the notes section.

Package information STM32H723xE/G

GAUGE PLANE D1/4-∳θ E1/4 θ3, 4x N/4 TIPS (L1) △aaa C A-B D bbb HA-B D (1) (11) SECTION A-A BOTTOM VIEW (9) (11) A2 A1<sub>(12)</sub> b -\_\_\_ccc C WITH PLATING SIDE VIEW (4) (11) c c1 (11) (2) (5) -D1 D (3) (10) (4) BASE METAL (11) E1/4 SECTION B-B D1/4-(2) A (5) E1 SECTION A-A TOP VIEW 1L\_LQFP100\_ME\_V3

Figure 63. LQFP100 - Outline<sup>(15)</sup>

Table 121. LQFP100 - Mechanical data

Table 1211 Eq. 1 100 information actu						
Symbol	millimeters			inches <sup>(14)</sup>		
Symbol	Min	Тур	Max	Min	Тур	Max
А	-	1.50	1.60	-	0.0590	0.0630
A1 <sup>(12)</sup>	0.05	-	0.15	0.0019	-	0.0059
A2	1.35	1.40	1.45	0.0531	0.0551	0.0570

Table 121. LQFP100 - Mechanical data (continued)

0	millimeters			inches <sup>(14)</sup>		
Symbol	Min	Тур	Max	Min	Тур	Max
b <sup>(9)(11)</sup>	0.17	0.22	0.27	0.0067	0.0087	0.0106
b1 <sup>(11)</sup>	0.17	0.20	0.23	0.0067	0.0079	0.0090
c <sup>(11)</sup>	0.09	-	0.20	0.0035	-	0.0079
c1 <sup>(11)</sup>	0.09	-	0.16	0.0035	-	0.0063
D <sup>(4)</sup>		16.00 BSC			0.6299 BSC	
D1 <sup>(2)(5)</sup>		14.00 BSC			0.5512 BSC	
E <sup>(4)</sup>		16.00 BSC			0.6299 BSC	
E1 <sup>(2)(5)</sup>		14.00 BSC			0.5512 BSC	
е	0.50 BSC				0.0197 BSC	
L	0.45	0.60	0.75	0.177	0.0236	0.0295
L1 <sup>(1)(11)</sup>	1.00		-	0.0394	-	
N <sup>(13)</sup>	100					
θ	0°	3.5°	7°	0°	3.5°	7°
θ1	0°	-	-	0°	-	-
θ2	10°	12°	14°	10°	12°	14°
θ3	10°	12°	14°	10°	12°	14°
R1	0.08	-	-	0.0031	-	-
R2	0.08	-	0.20	0.0031	-	0.0079
S	0.20	-	-	0.0079	-	-
aaa <sup>(1)</sup>	0.20				0.0079	
bbb <sup>(1)</sup>	0.20			0.0079		
ccc <sup>(1)</sup>	0.08			0.0031		
ddd <sup>(1)</sup>		0.08			0.0031	

#### Notes:

- Dimensioning and tolerancing schemes conform to ASME Y14.5M-1994.
- 2. The Top package body size may be smaller than the bottom package size by as much as 0.15 mm.
- 3. Datums A-B and D to be determined at datum plane H.
- 4. To be determined at seating datum plane C.
- 5. Dimensions D1 and E1 do not include mold flash or protrusions. Allowable mold flash or protrusions is "0.25 mm" per side. D1 and E1 are Maximum plastic body size dimensions including mold mismatch.
- 6. Details of pin 1 identifier are optional but must be located within the zone indicated.
- 7. All Dimensions are in millimeters.
- 8. No intrusion allowed inwards the leads.
- 9. Dimension "b" does not include dambar protrusion. Allowable dambar protrusion shall not cause the lead width to exceed the maximum "b" dimension by more than 0.08 mm. Dambar cannot be located on the lower radius or the foot. Minimum space between protrusion and an adjacent lead is 0.07 mm for 0.4 mm and 0.5 mm pitch packages.
- 10. Exact shape of each corner is optional.
- 11. These dimensions apply to the flat section of the lead between 0.10 mm and 0.25 mm from the lead tip.
- 12. A1 is defined as the distance from the seating plane to the lowest point on the package body.
- 13. "N" is the number of terminal positions for the specified body size.
- 14. Values in inches are converted from mm and rounded to 4 decimal digits.
- 15. Drawing is not to scale.

Figure 64. LQFP100 - Footprint example

1. Dimensions are expressed in millimeters.


STM32H723xE/G Package information

## 7.3 TFBGA100 package information (A08Q)

This TFBGA is 100 - ball, 8X8 mm, 0.8 mm pitch fine pitch ball grid array package.

Note: See list of notes in the notes section.

Figure 65. TFBGA100 - Outline<sup>(13)</sup>



inches<sup>(12)</sup> millimeters<sup>(1)</sup> Symbol Min Тур Max Min Max Typ  $A^{(2)(3)}$ 1.20 0.0472  $A1^{(4)}$ 0.15 0.0059 A2 0.74 0.0291  $h^{(5)}$ 0.45 0.35 0.40 0.0138 0.0177 0.0157 D 8.00 BSC<sup>(6)</sup> 0.3150 BSC D1 7.20 BSC 0.2835 BSC Ε 8.00 BSC 0.3150 BSC E1 7.20 BSC 0.2835 BSC e<sup>(9)</sup> 0.80 BSC 0.0315 BSC  $N^{(11)}$ 100 SD<sup>(12)</sup> 0.40 BSC 0.0157 BSC

0.0157 BSC

0.0059

0.0079

0.0039

0.0059

0.0031

Table 122. TFBGA100 - Mechanical data

#### Notes:

SE<sup>(12)</sup>

aaa

ccc

eee

fff

1. Dimensioning and tolerancing schemes conform to ASME Y14.5M-2018.

0.40 BSC

0.15

0.20

0.10

0.15

0.08

- 2. TFBGA stands for thin profile fine pitch ball grid array:  $1.00 \text{ mm} < A \le 1.20 \text{ mm}$  / fine pitch e < 1.00 mm.
- 3. The profile height, A, is the distance from the seating plane to the highest point on the package. It is measured perpendicular to the seating plane.
- 4. A1 is defined as the distance from the seating plane to the lowest point on the package body.
- 5. Dimension b is measured at the maximum diameter of the terminal (ball) in a plane parallel to primary datum C.
- 6. BSC stands for BASIC dimensions. It corresponds to the nominal value and has no tolerance. For tolerances refer to form and position table. On the drawing these dimensions are framed.
- 7. Primary datum C is defined by the plane established by the contact points of three or more solder balls that support the device when it is placed on top of a planar surface.
- 8. The terminal (ball) A1 corner must be identified on the top surface of the package by using a corner chamfer, ink or metalized markings, or other feature of package body or



STM32H723xE/G Package information

integral heat slug. A distinguish feature is allowable on the bottom surface of the package to identify the terminal A1 corner. Exact shape of each corner is optional.

- 9. e represents the solder ball grid pitch.
- 10. N represents the total number of balls on the BGA.
- 11. Basic dimensions SD and SE are defined with respect to datums A and B. It defines the position of the centre ball(s) in the outer row or column of a fully populated matrix.
- 12. Values in inches are converted from mm and rounded to 4 decimal digits.
- 13. Drawing is not to scale.

Figure 66. TFBGA100 - Footprint example




Table 123. TFBGA100 - Example of PCB design rules (0.8 mm pitch BGA)

Dimension	Values	
Pitch	0.8	
Dpad	0.400 mm	
Dsm	0.470 mm typ. (depends on the soldermask registration tolerance)	
Stencil opening	0.400 mm	
Stencil thickness	Between 0.100 mm and 0.125 mm	
Pad trace width	0.120 mm	

### 7.4 LQFP144 package information (1A)

This LQFP is a 144-pin, 20 x 20 mm low-profile quad flat package.

Note: See list of notes in the notes section.

Figure 67. LQFP144 - Outline<sup>(15)</sup>




Table 124. LQFP144 - Mechanical data

0	millimeters			inches <sup>(14)</sup>			
Symbol	Min	Тур	Max	Min	Тур	Мах	
Α	-	-	1.60	-	-	0.0630	
A1 <sup>(12)</sup>	0.05	-	0.15	0.0020	-	0.0059	
A2	1.35	1.40	1.45	0.0531	0.0551	0.0571	
b <sup>(9)(11)</sup>	0.17	0.22	0.27	0.0067	0.0087	0.0106	
b1 <sup>(11)</sup>	0.17	0.20	0.23	0.0067	0.0079	0.0090	
c <sup>(11)</sup>	0.09	-	0.20	0.0035	-	0.0079	
c1 <sup>(11)</sup>	0.09	-	0.16	0.0035	-	0.0063	
D <sup>(4)</sup>		22.00 BSC			0.8661 BSC		
D1 <sup>(2)(5)</sup>	20.00 BSC				0.7874 BSC		
E <sup>(4)</sup>	22.00 BSC			0.8661 BSC			
E1 <sup>(2)(5)</sup>	20.00 BSC			0.7874 BSC			
е		0.50 BSC		0.0197 BSC			
L	0.45 0.60		0.75	0.0177	0.0236	0.0295	
L1	1.00 REF				0.0394 REF		
N <sup>(13)</sup>	144						
θ	0°	3.5°	7°	0°	3.5°	7°	
θ1	0°	-	-	0°	-	-	
θ2	10°	12°	14°	10°	12°	14°	
θ3	10°	12°	14°	10°	12°	14°	
R1	0.08	-	-	0.0031	-	-	
R2	0.08	-	0.20	0.0031	-	0.0079	
S	0.20	-	-	0.0079	-	-	
aaa	0.20			0.0079			
bbb	0.20			0.0079			
ccc	0.08			0.0031			
ddd		0.08		0.0031			

#### Notes:

- Dimensioning and tolerancing schemes conform to ASME Y14.5M-1994.
- 2. The Top package body size may be smaller than the bottom package size by as much as 0.15 mm.
- 3. Datums A-B and D to be determined at datum plane H.
- 4. To be determined at seating datum plane C.
- 5. Dimensions D1 and E1 do not include mold flash or protrusions. Allowable mold flash or protrusions is "0.25 mm" per side. D1 and E1 are Maximum plastic body size dimensions including mold mismatch.
- 6. Details of pin 1 identifier are optional but must be located within the zone indicated.
- 7. All Dimensions are in millimeters.
- 8. No intrusion allowed inwards the leads.
- 9. Dimension "b" does not include dambar protrusion. Allowable dambar protrusion shall not cause the lead width to exceed the maximum "b" dimension by more than 0.08 mm. Dambar cannot be located on the lower radius or the foot. Minimum space between protrusion and an adjacent lead is 0.07 mm for 0.4 mm and 0.5 mm pitch packages.
- 10. Exact shape of each corner is optional.
- 11. These dimensions apply to the flat section of the lead between 0.10 mm and 0.25 mm from the lead tip.
- 12. A1 is defined as the distance from the seating plane to the lowest point on the package body.
- 13. "N" is the number of terminal positions for the specified body size.
- 14. Values in inches are converted from mm and rounded to 4 decimal digits.
- 15. Drawing is not to scale.





Figure 68. LQFP144 - Footprint example

1. Dimensions are expressed in millimeters.

### 7.5 UFBGA144 package information

Figure 69. UFBGA - 144 balls, 7 x 7 mm, 0.50 mm pitch, ultra fine pitch ball grid array package outline



1. Drawing is not to scale.

Table 125. UFBGA - 144 balls, 7 x 7 mm, 0.50 mm pitch, ultra fine pitch ball grid array package mechanical data

Symbol	millimeters			inches <sup>(1)</sup>		
Symbol	Min.	Тур.	Max.	Min.	Тур.	Max.
Α	0.460	0.530	0.600	0.0181	0.0209	0.0236
A1	0.050	0.080	0.110	0.0020	0.0031	0.0043
A2	0.400	0.450	0.500	0.0157	0.0177	0.0197
A3	-	0.130	-	-	0.0051	-
A4	0.270	0.320	0.370	0.0106	0.0126	0.0146
b	0.230	0.280	0.320	0.0091	0.0110	0.0126
D	6.950	7.000	7.050	0.2736	0.2756	0.2776
D1	5.450	5.500	5.550	0.2146	0.2165	0.2185
Е	6.950	7.000	7.050	0.2736	0.2756	0.2776
E1	5.450	5.500	5.550	0.2146	0.2165	0.2185
е	-	0.500	-	-	0.0197	-
F	0.700	0.750	0.800	0.0276	0.0295	0.0315

STM32H723xE/G Package information

Table 125. UFBGA - 144 balls, 7 x 7 mm, 0.50 mm pitch, ultra fine pitch ball grid array package mechanical data (continued)

Symbol	millimeters			inches <sup>(1)</sup>		
Symbol	Min.	Тур.	Max.	Min.	Тур.	Max.
ddd	-	-	0.100	-	-	0.0039
eee	-	-	0.150	-	-	0.0059
fff	-	-	0.050	-	-	0.0020

<sup>1.</sup> Values in inches are converted from mm and rounded to 4 decimal digits.

Figure 70. UFBGA - 144 balls, 7 x 7 mm, 0.50 mm pitch, ultra fine pitch ball grid array package recommended footprint




Table 126. UFBGA144 recommended PCB design rules (0.50 mm pitch BGA)

Dimension	Recommended values			
Pitch	0.50 mm			
Dpad	0.280 mm			
Dsm	0.370 mm typ. (depends on the soldermask registration tolerance)			
Stencil opening	0.280 mm			
Stencil thickness	Between 0.100 mm and 0.125 mm			
Pad trace width	0.120 mm			

STM32H723xE/G Package information

#### 7.6 Thermal characteristics

The maximum chip-junction temperature, T<sub>Jmax</sub>, in degrees Celsius, may be calculated using the following equation:

 $T_{\text{Jmax}} = T_A \max + (P_D \max \times \Theta_{IA})$ 

#### Where:

- T<sub>A</sub> max is the maximum ambient temperature in °C,
- $\Theta_{JA}$  is the package junction-to-ambient thermal resistance, in ° C/W,
- $P_D$  max is the sum of  $P_{INT}$  max and  $P_{I/O}$  max ( $P_D$  max =  $P_{INT}$  max +  $P_{I/O}$ max),
- $P_{INT}$  max is the product of  $I_{DD}$  and  $V_{DD}$ , expressed in Watts. This is the maximum chip

P<sub>I/O</sub> max represents the maximum power dissipation on output pins where:

$$P_{I/O}$$
 max =  $\Sigma (V_{OL} \times I_{OL}) + \Sigma ((V_{DD} - V_{OH}) \times I_{OH})$ ,

taking into account the actual  $V_{OL}$  /  $I_{OL}$  and  $V_{OH}$  /  $I_{OH}$  of the I/Os at low and high level in the application.

Table 127. Thermal characteristics **Symbol Definition** Value **Parameter** Unit Thermal resistance junction-ambient 43.8 LQFP100 - 14 x 14 mm /0.5 mm pitch Thermal resistance junction-ambient 43.2 TFBGA100 - 8 x 8 mm /0.8 mm pitch Thermal resistance °C/W  $\Theta_{JA}$ junction-ambient Thermal resistance junction-ambient

44.8 LQFP144 - 20 x 20 mm /0.5 mm pitch Thermal resistance junction-ambient 36 UFBGA144 - 7 x 7 mm /0.5 mm pitch Thermal resistance junction-ambient 19.8 LQFP100 - 14 x 14 mm /0.5 mm pitch Thermal resistance junction-ambient 24.8 TFBGA100 - 8 x 8 mm /0.8 mm pitch Thermal resistance °C/W  $\Theta_{JB}$ junction-board Thermal resistance junction-ambient 24.4 LQFP144 - 20 x 20 mm /0.5 mm pitch Thermal resistance junction-ambient 21.1 UFBGA144 - 7 x 7 mm /0.5 mm pitch Thermal resistance junction-ambient 7.3 LQFP100 - 14 x 14 mm /0.5 mm pitch Thermal resistance junction-ambient 13.2 TFBGA100 - 8 x 8 mm /0.8 mm pitch Thermal resistance °C/W  $\Theta_{JC}$ junction-case Thermal resistance junction-ambient 7.4 LQFP144 - 20 x 20 mm /0.5 mm pitch Thermal resistance junction-ambient 8.7 UFBGA144 - 7 x 7 mm /0.5 mm pitch



### 7.6.1 Reference documents


• JESD51-2 Integrated Circuits Thermal Test Method Environment Conditions - Natural Convection (Still Air). Available from www.jedec.org.

• For information on thermal management, refer to application note "Guidelines for thermal management on STM32 applications" (AN5036) available from www.st.com.

DS13313 Rev 4 251/257

Ordering information STM32H723xE/G

## 8 Ordering information



TR = tape and reel

No character = tray or tube

For a list of available options (speed, package, etc.) or for further information on any aspect of this device, please contact your nearest ST sales office.

### 9 Important security notice

The STMicroelectronics group of companies (ST) places a high value on product security, which is why the ST product(s) identified in this documentation may be certified by various security certification bodies and/or may implement our own security measures as set forth herein. However, no level of security certification and/or built-in security measures can guarantee that ST products are resistant to all forms of attacks. As such, it is the responsibility of each of ST's customers to determine if the level of security provided in an ST product meets the customer needs both in relation to the ST product alone, as well as when combined with other components and/or software for the customer end product or application. In particular, take note that:

- ST products may have been certified by one or more security certification bodies, such as Platform Security Architecture (www.psacertified.org) and/or Security Evaluation standard for IoT Platforms (www.trustcb.com). For details concerning whether the ST product(s) referenced herein have received security certification along with the level and current status of such certification, either visit the relevant certification standards website or go to the relevant product page on www.st.com for the most up to date information. As the status and/or level of security certification for an ST product can change from time to time, customers should re-check security certification status/level as needed. If an ST product is not shown to be certified under a particular security standard, customers should not assume it is certified.
- Certification bodies have the right to evaluate, grant and revoke security certification in relation to ST products. These certification bodies are therefore independently responsible for granting or revoking security certification for an ST product, and ST does not take any responsibility for mistakes, evaluations, assessments, testing, or other activity carried out by the certification body with respect to any ST product.
- Industry-based cryptographic algorithms (such as AES, DES, or MD5) and other open standard technologies which may be used in conjunction with an ST product are based on standards which were not developed by ST. ST does not take responsibility for any flaws in such cryptographic algorithms or open technologies or for any methods which have been or may be developed to bypass, decrypt or crack such algorithms or technologies.
- While robust security testing may be done, no level of certification can absolutely guarantee protections against all attacks, including, for example, against advanced attacks which have not been tested for, against new or unidentified forms of attack, or against any form of attack when using an ST product outside of its specification or intended use, or in conjunction with other components or software which are used by customer to create their end product or application. ST is not responsible for resistance against such attacks. As such, regardless of the incorporated security features and/or any information or support that may be provided by ST, each customer is solely responsible for determining if the level of attacks tested for meets their needs, both in relation to the ST product alone and when incorporated into a customer end product or application.
- All security features of ST products (inclusive of any hardware, software, documentation, and the like), including but not limited to any enhanced security features added by ST, are provided on an "AS IS" BASIS. AS SUCH, TO THE EXTENT PERMITTED BY APPLICABLE LAW, ST DISCLAIMS ALL WARRANTIES, EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE IMPLIED WARRANTIES OF MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, unless the applicable written and signed contract terms specifically provide otherwise.



DS13313 Rev 4 253/257

Revision history STM32H723xE/G

# 10 Revision history

Table 128. Document revision history

Date	Revision	Changes
10-Jul-2020	1	Initial release.
03-Sep-2020	2	Renamed Section 3.30 into True random number generator (RNG). Replaced V <sub>DDIOx</sub> by V <sub>DD</sub> in Section 6: Electrical characteristics. Updated I <sub>IO</sub> in Table 10: Current characteristics. Updated Table 24: Typical current consumption in Autonomous mode, Table 27: Typical and maximum current consumption in Standby mode and Table 28: Typical and maximum current consumption in VBAT mode. Added Section 6.3.15: I/O current injection characteristics. Removed reference to PI8 in Table 52: Output voltage characteristics for all I/Os except PC13, PC14 and PC15 and Table 53: Output voltage characteristics for PC13, PC14 and PC15. Added Section 6.3.15: I/O current injection characteristics. Added Section : Analog switch between ports Pxy_C and Pxy.
07-Dec-2021	3	Added indication that patents apply to the devices in Section: Features.  Added reference to errata sheet in Section 1: Introduction.  Table 1: STM32H723xE/G features and peripheral counts:  - Changed number of general-purpose 32-bit timers to 4.  - For LQFP100 and TFBGA100 packages, replaced 2 Octo-SPI/Quad-SPI interfaces by 1 and remove note.  In Section 3.7.1: Power supply scheme, changed V <sub>DD</sub> power supply requirements.  Section 3.34: Universal synchronous/asynchronous receiver transmitter (USART): changed USART communication speed to 17 Mbit/s  Table 7: STM32H723 pin and ball descriptions:  - Added Note 1.to the package pin/balls corresponding to Pxy_C.  - For PA15(JTDI), replaced SPI3_NSS/I2S3_WS alternate function by SPI3_NSS(boot)/I2S3_WS.  Moved LSI clock from backup domain to VDD domain in Figure 10: Power supply scheme.  Added V <sub>BAT</sub> in Table 12: General operating conditions.  Updated Table 15: Operating conditions at power-up/power-down title and added t <sub>VCORE</sub> .Added t <sub>VCORE</sub> in Table 15: Operating conditions at power-up/power-down.  Updated measurement conditions for Typical and maximum current consumption.  Section: On-chip peripheral current consumption: updated measurement conditions and Table 29: Peripheral current consumption in Run mode.  Updated Table 31: High-speed external user clock characteristics.  Changed unit for PLL long-term jitter in Table 39: PLL1 characteristics (wide VCO frequency range).  Renamed I <sub>LEAK</sub> into I <sub>lkg</sub> in Table 51: I/O static characteristics.

STM32H723xE/G Revision history

Table 128. Document revision history

Dete	Devi-!	Table 128. Document revision history
Date	Revision	Changes
07-Dec-2021	3 (continued)	Table 55: Output timing characteristics (HSLV ON): updated load capacitance condition for t <sub>r</sub> /t <sub>f</sub> and speed = 10.  Updated Figure 30: OCTOSPI SDR read/write timing diagram, Figure 31: OCTOSPI DTR mode timing diagram, Figure 32: OCTOSPI Hyperbus clock timing diagram, Figure 33: OCTOSPI Hyperbus read timing diagram and Figure 34: OCTOSPI Hyperbus write timing diagram.  Updated sampling rate for slow channels in Table 80: 16-bit ADC characteristics.  Updated Figure 35: ADC accuracy characteristics and Figure 36: Typical connection diagram when using the ADC with FT/TT pins featuring analog switch function as well as notes below figure.  Updated T <sub>L</sub> max value in Table 89: Temperature sensor characteristics.  Changed temperature condition to 130 °C for TS_CAL2 in Table 90: Temperature sensor calibration values.  Updated Figure 37: Power supply and reference decoupling (V <sub>REF+</sub> not connected to V <sub>DDA</sub> ).  Updated Figure 44: USART timing diagram in master mode and Figure 45: USART timing diagram in slave mode.  Updated Figure 54: SD high-speed mode, Figure 55: SD default mode and Figure 56: SDMMC DDR mode.  Updated Figure 60: Ethernet MII timing diagram.  Updated Figure 63: LQFP100 - Outline <sup>(15)</sup> , Table 129: LQFP176 - Mechanical data, and Figure 66: TFBGA100 - Footprint example.
16-Nov-2023	4	Updated Figure 1: STM32H723xE/G block diagram.  In Table 1: STM32H723xE/G features and peripheral counts: changed the number of available Ethernet MII and SAI PDM interfaces.  Updated I2S communication modes in Section 3.36: Serial peripheral interface (SPI)/inter- integrated sound interfaces (I2S).  Updated Section 3.36: Serial peripheral interface (SPI)/inter- integrated sound interfaces (I2S).  Updated Section 3.37: Serial audio interfaces (SAI).  Added note to Chapter 6.2.  Updated I <sub>IO</sub> definition in Table 10: Current characteristics.  Updated V <sub>IN</sub> in Table 12: General operating conditions to cover the case of Pxy_C.  In Table 16: Reset and power control block characteristics:  - renamed power-on/power-down reset threshold V <sub>POR/PDR</sub> into V <sub>BORO/POR/PDR</sub> .  - updated description of V <sub>hyst_POR_PDR</sub> .  - renamed Hysteresis voltage for Power-on/power-down reset (including BOR0) into V <sub>hyst_POR_PDR</sub> .  Updated measurement conditions for Typical and maximum current consumption parameters.  Updated Section: High-speed external clock generated from a crystal/ceramic resonator.

Revision history STM32H723xE/G

Table 128. Document revision history

Date	Revision	Changes
16-Nov-2023	4 (continued)	Updated Table 47: EMI characteristics for fHSE = 8 MHz and fCPU = 550 MHz.  Updated Section : I/O static current consumption and Section : I/O dynamic current consumption.  Updated V <sub>IH</sub> and V <sub>OH</sub> in Table 51: I/O static characteristics and Table 52: Output voltage characteristics for all I/Os except PC13, PC14 and PC15, respectively, to cover the case of Pxy_C I/Os.  Updated note 2 in Table 54: Output timing characteristics (HSLV OFF) and Table 55: Output timing characteristics (HSLV ON).  Reorganized Section 6.3.18: FMC characteristics and updated Figure 26: NAND controller waveforms for read access and Figure 27: NAND controller waveforms for write access.  Updated t <sub>TRIG</sub> in Table 82: 16-bit ADC accuracy.  Changed V <sub>DAC_OUT</sub> maximum value (buffer ON) in Table 86: DAC characteristics.  Updated f <sub>DFSDMCLK</sub> maximum value in Table 98: DFSDM measured timing. In Table 107: USART characteristics, changed t <sub>w(SCKH)</sub> and t <sub>w(SCKL)</sub> into t <sub>w(CKH)</sub> and t <sub>w(CKL)</sub> , respectively.  Updated Figure 46: SPI timing diagram - slave mode and CPHA = 0, Figure 47: SPI timing diagram - slave mode and CPHA = 1 and Figure 48: SPI timing diagram - master mode.  Updated Figure 51: SAI master timing waveforms and Figure 52: SAI slave timing waveforms.  Section : Ethernet interface characteristics:  added constraints on Pxy_C I/Os.  - updated typical t <sub>d(TXEN)</sub> value in Table 118: Dynamics characteristics:  Ethernet MAC signals for MII.  Added Section 7.1: Device marking, and removed device marking sections for all packages.  Updated Table 127: Thermal characteristics with Θ <sub>JA</sub> , Θ <sub>JB</sub> , and Θ <sub>JC</sub> values for the UFBGA144 package.  Changed SPIx_SS to SPIx_NSS in:  - Figure 1: STM32H723 pin and ball descriptions.  - Section 3.36: Serial peripheral interface (SPI)/inter- integrated sound interfaces (I2S).  - Table 7: STM32H723 pin alternate functions.  - Section 5 SPI interface characteristics.

### **IMPORTANT NOTICE - PLEASE READ CAREFULLY**

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgement.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of Purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. For additional information about ST trademarks, please refer to <a href="https://www.st.com/trademarks">www.st.com/trademarks</a>. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2023 STMicroelectronics – All rights reserved



DS13313 Rev 4 257/257