


SCHOOL OF ELECTRICAL AND ELECTRONIC ENGINEERING

Click to edit Master title style

# FIELD EFFECT TRANSISTOR


DT008/2: Circuits & Devices 2 (ELTR-2001)



SCHOOL OF ELECTRICAL AND ELECTRONIC ENGINEERING

## Junction FET (JFET)

DT008/2: Circuits & Devices 2 (ELTR-2001)



**SCHOOL OF ELECTRICAL AND ELECTRONIC ENGINEERING**

## FET ( Field Effect Transistor)

Few important advantages of FET over conventional Transistors

1. Unipolar device i. e. operation depends on only one type of charge carriers ( $h$  or  $e$ )
2. Voltage controlled Device (gate voltage controls drain current)
3. Very high input impedance ( $\approx 10^9 - 10^{12} \Omega$ )
4. Source and drain are interchangeable in most Low-frequency applications
5. Low Voltage Low Current Operation is possible (Low-power consumption)
6. Less Noisy as Compared to BJT
7. No minority carrier storage (Turn off is faster)
8. Self limiting device
9. Very small in size, occupies very small space in ICs

DT0802: Circuits & Devices 2 (ELTR-2001)

5

**SCHOOL OF ELECTRICAL AND ELECTRONIC ENGINEERING**

## JFET Operation at various $V_{GS}$

(a) Bias is zero and depletion layer is thin; low-resistance channel exists between the drain and the source

(b) Moderate gate-to-channel reverse bias results in narrower channel

(c) Bias greater than pinch-off voltage; no conductive path from drain to source

**Figure:** The nonconductive depletion region becomes broader with increased reverse bias.  
(Note: The two gate regions of each FET are connected to each other.)

DT0802: Circuits & Devices 2 (ELTR-2001)

6

**SCHOOL OF ELECTRICAL AND ELECTRONIC ENGINEERING**

## Biasing the JFET


(a) Simplified physical structure

(b) Circuit symbol





**Figure:** n-Channel JFET and Biasing Circuit.

DT0802: Circuits & Devices 2 (ELTR-2001)

7




8



**JFET Self-Bias Amplifier Circuit**


**Self bias:**



Since  $I_G = 0$ ,  $V_G = 0$   
 $V_S = I_D R_S$   
 $V_{GS} = -I_D R_S$   
 $I_D = \frac{-V_{GS}}{R_S}$   
 $V_{DS} = V_{DD} - I_D (R_D + R_S)$

and  $I_{DS} = I_{DSS} \left( 1 - \frac{V_{GS}}{V_P} \right)^2$   
 $\therefore I_{DSS} \left( 1 - \frac{V_{GS}}{V_P} \right)^2 = -\frac{V_{GS}}{R_S}$

**Example:** Determine the Q-point values for the self biasing circuit if  $V_{GS(off)} = -8 \text{ V}$ ,  $I_{DSS} = 16 \text{ mA}$ ,  $V_{DD} = 10 \text{ V}$ ,  $R_D = 500 \Omega$ ,  $R_G = 1 \text{ M}\Omega$  and  $R_S = 500 \Omega$



$I_D = 6 \text{ mA}$   
 $V_{DS} = 10 - (6 \text{ mA})(500 + 500) = 4 \text{ V}$

$I_{DSS} \left[ 1 - 2 \frac{V_{GS}}{V_P} + \left( \frac{V_{GS}}{V_P} \right)^2 \right] + \frac{V_{GS}}{R_S} = 0$

This quadratic equation can be solved for  $V_{GS}$  &  $I_{DS}$

DT0802: Circuits & Devices 2 (ELTR-2001) 13

**Equivalent circuit of CS Amplifier**

For drawing an ac equivalent circuit of Amp.


Assume all Capacitors  $C_1$ ,  $C_2$  as short circuit elements for ac signal

Short circuit the DC supply

Replace the FET by its small signal model

Inputimp.,  $Z_{in} = R_G$


Outputimp.,  $Z_o = r_d \parallel R_D = \frac{r_d R_D}{r_d + R_D}$



DT0802: Circuits & Devices 2 (ELTR-2001) 14

**Self-Biased CS FET**

- The diagram of common source J-FET amplifier.
- $R_D = 2.2 \text{ k}\Omega$ ,  $R_S = 1 \text{ k}\Omega$ ,  $R_G = 1 \text{ M}\Omega$ ,  $V_{DD} = 15 \text{ V}$ .
- The parameters of J-FET transistor are:
- $V_{GS(Off)} = -8 \text{ V}$ ,  $I_{DSS} = 5 \text{ mA}$ ,  $g_m = 5 \text{ mS}$ ,  $r_d = 50 \text{ k}\Omega$ .



DT0802: Circuits & Devices 2 (ELTR-2001) 15

**Metal Oxide Semiconductor FET (MOSFET)**

DT0802: Circuits & Devices 2 (ELTR-2001) 16

**SCHOOL OF ELECTRICAL AND ELECTRONIC ENGINEERING**

## Depletion CMOS

In depletion CMOS transistor the n-channel is built between **Source** and **Drain** areas, i.e. at  $V_{GS}=0V$  the current from Source can flow to Drain, i.e.  $I_D \neq 0$

Application of negative voltage to Gate  $V_{GS} \approx V_T$  attracts the **holes** from **p-channel** to **n-channels** narrowing a **n-channel** and decreasing the current  $I_D$ .

Further increase of negative  $V_{GS} \approx V_T$  breaks **n-channel** and cuts the current  $I_D$ .

DT0802: Circuits & Devices 2 (ELTR-2001)

17

**SCHOOL OF ELECTRICAL AND ELECTRONIC ENGINEERING**

## Depletion CMOS

$$I_{DS} = I_{DSS} \left( 1 - \frac{V_{GS}}{V_P} \right)^2$$

DT0802: Circuits & Devices 2 (ELTR-2001)

18

**SCHOOL OF ELECTRICAL AND ELECTRONIC ENGINEERING**

## Enhancing CMOS

In enhancing CMOS transistor at  $V_{GS}=0V$  the two **n-type Source** and **Drain** areas are separated by **p-channel** – no current from Source to Drain, i.e.  $I_D=0$

Application of positive voltage to Gate  $V_{GS} \approx V_T$  attracts the electrons from **n-channels** to **p-channel** to build a **n-type bridge** between **S** and **D**,  $I_D$  just appears.

Further increase of positive  $V_{GS} > V_T$  widens the **n-channel** and increases the current  $I_D$ .

DT0802: Circuits & Devices 2 (ELTR-2001)



19

**SCHOOL OF ELECTRICAL AND ELECTRONIC ENGINEERING**

## Enhancing CMOS

DT0802: Circuits & Devices 2 (ELTR-2001)

20



**FET switching Summary**

	e-MOSFET	d-MOSFET & FET
<b>n-channel</b>	ON, $V_G > V_T$ OFF, $V_G = 0$	ON, $V_G = 0$ OFF, $V_G < V_T$
<b>p-channel</b>	ON, $V_G < V_T$ OFF, $V_G = 0$	ON, $V_G = 0$ OFF, $V_G > V_T$

DT008/2: Circuits & Devices 2 (ELTR-2001) **23**


- The MOSFET**
- The major geometrical parameters (dimensions) of importance are the length of the channel ( $L$ ), the width of the channel ( $W$ ) and the thickness of the gate oxide  $t_{ox}$ .
  - In circuit design we can control  $L$  and  $W$  easily using our layout tools. We can also have some control over  $t_{ox}$ , but this is usually fixed by the CMOS process we wish to use (i.e. by the manufacturer or foundry)
- DT008/2: Circuits & Devices 2 (ELTR-2001) **24**

**SCHOOL OF ELECTRICAL AND ELECTRONIC ENGINEERING**

## Current-Voltage Relations Long-Channel Device

- In the cut-off region the device does not conduct. There is a specific voltage, which depends on the CMOS manufacturing process ( $V_t$ ), that must be exceeded in order to induce sufficient charge in the channel to allow conduction to take place.
- In the linear region the current varies linearly with  $V_{ds}$  for small values of  $V_{ds}$  where the quadratic term can be ignored. Thus the device acts as a simple resistor in this region for small  $V_{ds}$ .
- When the device is saturated the current becomes independent of  $V_{ds}$  and only depends on  $\beta$  and the excess gate voltage above the threshold value. The current scales with the gain factor  $k_n$  of the device. This depends on the ratio of the width/length of the conducting channel. For a given length a wider device can conduct more current for a given supplied voltage (has a lower resistance). Note also that for high values of  $k_n$  we need  $t_{ox}$  to be small. The limiting factor here is that as  $t_{ox}$  gets smaller the electric field due to the gate voltage gets larger and at some point breaks down the gate oxide and destroys the transistor.

DT008/2: Circuits & Devices 2 (ELTR-2001) 25



**SCHOOL OF ELECTRICAL AND ELECTRONIC ENGINEERING**

## I-V Relations Long-Channel Device

**Cut off region**  
 $I_{DS} = 0$        $V_{GS} < V_T$

$$I_{DS} = I_{DSS} \left( 1 - \frac{V_{GS}}{V_P} \right)^2$$

**Linear Region:  $V_{DS} \leq V_{GS} - V_T$**

$$I_D = k'_n \frac{W}{L} \left( (V_{GS} - V_T) V_{DS} - \frac{V_{DS}^2}{2} \right)$$

with

$$k'_n = \mu_n C_{ox} = \frac{\mu_n \epsilon_{ox}}{t_{ox}}$$

**Process Transconductance Parameter**      **Gain factor  $k_n$**   
 $k_n = k'_n W/L$

**Saturation Mode:  $V_{DS} \geq V_{GS} - V_T$**

$$I_D = \frac{k'_n W}{2L} (V_{GS} - V_T)^2 (1 + \lambda V_{DS})$$

**Channel Length Modulation**

$V_T$ : threshold voltage  
 $\mu$ : carrier mobility

DT008/2: Circuits & Devices 2 (ELTR-2001) 27

**Problems**

4. Compare  $V_{DS}$  and  $V_{GS} - V_T$  - we already know the device is not cutoff since  $V_{GS} = 5 > V_T$

$V_{DS} = 2V$        $V_{GS} - V_T = 5 - 1 = 4V$

$V_{DS} < V_{GS} - V_T \Rightarrow$  LINEAR

$$I_{DS} = k'_n \frac{W}{L} \left[ (V_{GS} - V_T) V_{DS} - \frac{V_{DS}^2}{2} \right]$$

$\mu_n = 300 \text{ cm}^2/\text{Vs}$        $t_{ox} = 20 \text{ nm}$        $k'_n = \frac{\mu_n \epsilon_{ox}}{t_{ox}}$

$$I_D = 5 \cdot 25 \times 10^{-5} \cdot 5 \left[ 4 \cdot 2 - \frac{2^2}{2} \right]$$

$= 5 \cdot 25 \times 10^{-5} \cdot 5 \cdot 6 \approx 1.6 \mu\text{A}$

$k'_n = \frac{300 \text{ cm}^2/\text{Vs} \cdot 3.5 \times 10^{-13}}{20 \times 10^{-9} \text{ m} \cdot 10^{-15} \text{ F/m}^2}$

$= 5 \cdot 25 \times 10^{-5} \text{ cm}^2/\text{Vs}$

convert to  $\text{cm}^2/\text{Vs}$

DT008/2: Circuits & Devices 2 (ELTR-2001) 28