

Requirements:

Name	Mnemonic	Format	Operation	OpCode /funct
Addition	add	R	R[rd] = R[rs] + R[rt]	0x00 / 0x20
Subtraction	sub	R	R[rd] = R[rs] - R[rt]	0x00 / 0x22
Multiplication	mul	R	R[rd] = R[rs] * R[rt]	0x00 / 0x2c
Logical AND	and	R	R[rd] = R[rs] & R[rt]	0x00 / 0x24
Logical OR	or	R	R[rd] = R[rs] R[rt]	0x00 / 0x25
Logical NOR	nor	R	$R[rd] = \sim (R[rs] \mid R[rt])$	0x00 / 0x27
Logical NAND	Nand	R	$R[rd = \sim (R[rs] \& R[rt])$	0x00 / 0x28

Implementation:

```
`include "pset2 definition.v"
module alu(result, op1, op2, oprn);
  // input list
  input ['DATA_INDEX_LIMIT:0] op1; // operand 1
  input ['DATA INDEX LIMIT:0] op2; // operand 2
  input ['ALU OPRN INDEX LIMIT:0] oprn; // operation code
  // output list
  output ['DATA INDEX LIMIT:0] result; // result of the operation.
  // simulator internal storage - this is not h/w register
  reg ['DATA INDEX LIMIT:0] result;
  // Whenever op1, op2 or oprn changes do something
  always @ (op1 or op2 or oprn)
□ begin
      case (oprn)
          'ALU OPRN WIDTH'h01 : result = op1 + op2; // addition
          'ALU_OPRN_WIDTH'h02 : result = op1 - op2; // subtraction
          `ALU OPRN WIDTH'h03 : result = op1 * op2; // multiplication
          `ALU OPRN WIDTH'h04 : result = op1 && op2; // logical AND
          'ALU_OPRN_WIDTH'h05 : result = op1 || op2; // logical OR
          `ALU_OPRN_WIDTH'h06 : result = !(op1 || op2); // logical NOR
          `ALU_OPRN_WIDTH'h07 : result = !(op1 && op2); // logical NAND
          // TBD: fill up rest of the operations from here
          default: result = `DATA_WIDTH'hxxxxxxxx;
      endcase
  end
  endmodule
```

```
Ln#
 52
      // test 15 + 3 = 18
53
      #5 op1_reg=15;
54
         op2 reg=3;
55
         oprn reg='ALU OPRN WIDTH'h01;
56
     #5 test and count (total test, pass test,
58
      //test 15 - 5 = 10
59
      #5 op1_reg=15;
60
          op2 reg=5;
61
         oprn reg='ALU OPRN WIDTH'h02;
62
     #5 test and count (total test, pass test,
      //test 15 + 5 = 20
64
65
      #5 op1 reg=15;
66
          op2 reg=5;
 67
          oprn reg='ALU OPRN WIDTH'h01;
    #5 test and count (total test, pass test,
 68
 70
    71
      -//test 5*5 = 25
72
      #5 op1 reg=5;
73
          op2 reg=5;
74
          oprn reg='ALU OPRN WIDTH'h03;
    #5 test and count(total test, pass test,
 75
      //test 5*2 = 10
 78
      #5 op1 reg=5;
79
         op2 reg=2;
80
          oprn reg='ALU OPRN WIDTH'h03;
81
     #5 test and count (total test, pass test,
83
     向 //////////////// and
84
      -//test 1 && 1 = 1
85
      #5 op1 reg=1;
86
          op2 reg=1;
87
          oprn_reg='ALU_OPRN_WIDTH'h04;
88

    #5 test and count(total test, pass test,

90
      //test 1 && 0 = 0
91
      #5 op1 reg=1;
92
         op2 reg=0;
93
          oprn reg='ALU OPRN WIDTH'h04;
     #5 test and count (total test, pass test,
94
      //test 0 && 0 = 0
96
97
      #5 op1 reg=0;
98
         op2 reg=0;
99
         oprn reg='ALU OPRN WIDTH'h04;
100

    #5 test and count(total test, pass test,

     102
103
      //test 1 || 1 = 1
104
      #5 op1 reg=1;
105
         op2 reg=1;
106
         oprn reg='ALU OPRN WIDTH'h05;
107

    #5 test and count(total test, pass test,

109
      //test 1 || 0 = 1
110
      #5 op1 reg=1;
111
          op2 reg=0;
112
          oprn_reg='ALU_OPRN_WIDTH'h05;
113
    #5 test and count(total test, pass test,
115
      //test 0 || 0 = 0
116
      #5 op1_reg=0;
117
          op2 reg=0;
118
          oprn reg='ALU OPRN WIDTH'h05;
119

#5 test and count (total test, pass test,

     121
122
     -//test 1 ~|| 1 = 0
```

```
122
      //test 1 ~|| 1 = 0
123
       #5 op1 reg=1;
124
           op2 reg=1;
125
           oprn reg='ALU OPRN WIDTH'h06;
126
     #5 test and count (total test, pass test,
128
       //test 1 ~|| 0 = 0
129
       #5 op1 reg=1;
130
           op2 reg=0;
131
           oprn reg='ALU OPRN WIDTH'h06;
132
     #5 test and count (total test, pass test,
134
       //test 0 \sim || 0 = 1
135
       #5 op1 reg=0;
136
           op2 reg=0;
137
           oprn_reg='ALU_OPRN WIDTH'h06;
     #5 test and count (total test, pass test,
138
     140
141
      - //test 1 ~&& 1 = 0
142
       #5 op1 reg=1;
143
           op2 reg=1;
144
           oprn reg='ALU OPRN WIDTH'h07;
145
     #5 test and count (total test, pass test,
147
       //test 1 \sim & & 0 = 1
148
       #5 op1_reg=1;
149
           op2_reg=0;
150
           oprn reg='ALU OPRN WIDTH'h07;
151
     #5 test_and count(total test, pass test,
       //test 0 \sim & & 0 = 1
153
154
       #5 op1 reg=0;
155
           op2_reg=0;
           oprn_reg='ALU OPRN WIDTH'h07;
156
157
     #5 test and count(total test, pass test,
```

Text output:

```
sim:/pset2_tb/pass_test \
sim:/pset2_tb/oprn_reg \
sim:/pset2_tb/op1_reg \
sim:/pset2_tb/op2_reg \
sim:/pset2_tb/r_net
VSIM 17> run -all
# [TEST] 15 + 3 = 18 , got 18 ... [PASSED]
# [TEST] 15 - 5 = 10 , got 10 ... [PASSED]
# [TEST] 15 + 5 = 20 , got 20 ... [PASSED]
# [TEST] 5 * 5 = 25 , got 25 ... [PASSED]
# [TEST] 5 * 2 = 10 , got 10 ... [PASSED]
# [TEST] 1 AND 1 = 1 , got 1 ... [PASSED]
# [TEST] 1 AND 0 = 0 , got 0 ... [PASSED]
 # [TEST] 0 AND 0 = 0 , got 0 ... [PASSED]
# [TEST] 1 OR 1 = 1 , got 1 ... [PASSED]
# [TEST] 1 OR 0 = 1 , got 1 ... [PASSED]
 # [TEST] 0 OR 0 = 0 , got 0 ... [PASSED]
# [TEST] 1 NOR 1 = 0 , got 0 ... [PASSED]
# [TEST] 1 NOR 0 = 0 , got 0 ... [PASSED]
 # [TEST] 0 NOR 0 = 1 , got 1 ... [PASSED]
# [TEST] 1 NAND 1 = 0 , got 0 ... [PASSED]
# [TEST] 1 NAND 0 = 1 , got 1 ... [PASSED]
# [TEST] 0 NAND 0 = 1 , got 1 ... [PASSED]
        Total number of tests
                                       17
        Total number of pass
  ** Note: $stop
                    : C:/Users/CuTs/Documents/GitHub/School/Fall2015/CS147/ProblemSet2/pset2_tb.v(166)
     Time: 175 ns Iteration: 0 Instance: /pset2 tb
# Break in Module pset2_tb at C:/Users/CuTs/Documents/GitHub/School/Fall2015/CS147/ProblemSet2/pset2_tb.v line 166
VSIM 18>
```

Waveform:

