Skip to content
writin' System Verilog
writin' System Verilog
Block or Report

Block or report tallenintegsys

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse


  1. file (inode) level de-duplication


  2. This Verilog is used with a Lattice MachXO3 and 16 segment displays


  3. Explore maps you cannot see

    Java 2

  4. messing about with a Lattice MachO3 and some 16 segment displays


  5. Implementation of an 8-bit computer on a Cyclone IV based DE2-115


  6. messing about with a video card (Linux driver)


116 contributions in the last year

May Jun Jul Aug Sep Oct Nov Dec Jan Feb Mar Apr May Mon Wed Fri

Contribution activity

January - May 2021

tallenintegsys has no activity yet for this period.

Seeing something unexpected? Take a look at the GitHub profile guide.