```
_____
   -- Block code: count_down.vhd
3
   -- History: 12.Nov.2013 - 1st version (dqtm)
                 <date> - <changes> (<author>)
4
   -- Function: down-counter, with start input and count output.
5
   -- The input start should be a pulse which causes the
6
7
            counter to load its max-value. When start is off,
   --
            the counter decrements by one every clock cycle till
8
   ___
9
             count_o equals 0. Once the count_o reachs 0, the counter
            freezes and wait till next start pulse.
10
   ___
            Can be used as enable for other blocks where need to
11
   --
12
            count number of iterations.
13
14
15
16
   -- Library & Use Statements
17
   _____
  LIBRARY ieee;
18
19
  USE ieee.std_logic_1164.all;
20  USE ieee.numeric_std.all;
21
22
23
  -- Entity Declaration
24
   ______
25
  ENTITY count_down IS
   GENERIC (width : positive := 4);
2.6
    27
          28
29
30
          ) ;
31
  END count_down;
32
33
34
    -- Architecture Declaration
35
   _____
36
   ARCHITECTURE rtl OF count_down IS
37
   -- Signals & Constants Declaration
    _____
38
   CONSTANT max_val: unsigned(width-1 downto 0):= to_unsigned(4, width);
39
    -- convert integer value 4 to unsigned with 4bits
40
   SIGNAL count, next_count: unsigned(width-1 downto 0);
41
42
43
   -- Begin Architecture
44
   ______
45
   BEGIN
46
47
48
49
    -- PROCESS FOR COMBINATORIAL LOGIC
50
51
    comb_logic: PROCESS(start_i,count)
52
     BEGIN
      -- load
53
54
      IF (start_i = '1') THEN
55
          next_count <= max_val;</pre>
56
57
      -- decrement
      ELSIF (count > 0) THEN
58
59
          next_count <= count - 1;</pre>
60
61
      -- freezes
62
     ELSE
63
       next_count <= count;
      END IF;
64
65
66
     END PROCESS comb_logic;
67
```

68 69 70

```
71
     ______
72
     -- PROCESS FOR REGISTERS
73
74
     flip_flops : PROCESS(clk, reset_n)
75
     BEGIN
76
      IF reset_n = '0' THEN
77
          count <= to_unsigned(0, width); -- convert integer value 0 to unsigned with</pre>
          4bits
78
      ELSIF rising_edge(clk) THEN
79
          count <= next_count ;</pre>
80
      END IF;
81
     END PROCESS flip_flops;
82
83
84
85
     -- CONCURRENT ASSIGNMENTS
86
     _____
87
     -- convert count from unsigned to std_logic (output data-type)
88
    count_o <= std_logic_vector(count);</pre>
89
90
91
   -- End Architecture
92
   ______
93
  END rtl;
94
```

95