

```
1  =====
2  EA999 / SW-3
3  SEQUENCE OF EXAMPLES
4  =====
5
6  1)  SIMPLE_DFF_CIRC.VHD
7      - recall from week-1 to use in testbench example
8
9
10  2)  TESTBENCH_SIMPLE_DFF_CIRC.VHD
11      Example for testbench. Check for new elements:
12      - COMPONENT DECLARATION      (needed for hierarchical VHDL)
13      - INSTANTIATION                (needed for hierarchical VHDL)
14      - CLOCK_GEN PROCESS           (typical for testbench)
15      - STIMULI PROCESS              (typical for testbench)
16      - WAIT-FOR/-UNTIL STATEMENT    (non synthesisable VHDL)
17      - ASSERT/REPORT/SEVERITY       (non synthesisable VHDL)
18
19      Vocabulary:
20      - DUT: device under test
21      - Behavioural VHDL : non synthesisable code
22
23      - Q: draw corresponding timing diagram
24
25
26
27  3)  COMPILE.DO
28      Script to start the ModelSim simulation. Attention:
29      - relative paths to source files
30      - vsim command calls testbench entity name
31      - requires waveform file wave*.do
32
33
34
35  4)  TESTBENCH_UART_RX_ONLY_TOP.VHD
36      Check for new elements:
37      - Syntax for internal probes (TB has access to signals within hierarchy)
38      - REPORT STATEMENT             (non synthesisable VHDL)
39      - FOR/LOOP STATEMENT
40
41
42
```

```

1  -----
2  -- Block code:   simple_dff_circ.vhd
3  -- History:      04.Feb.2014 - 1st version (dgtm)
4  -- Function:     simple 1-DFF circuit for VHDL introduction
5  -----
6
7  -- Library & Use Statements
8  LIBRARY ieee;
9  USE ieee.std_logic_1164.all;
10
11
12  -- Entity Declaration
13  ENTITY simple_dff_circ IS
14      PORT (
15          clock    : in std_logic;
16          reset_n  : in std_logic;
17          data_i   : in std_logic;
18          hold_i   : in std_logic;
19          buff_o   : out std_logic
20      );
21  END simple_dff_circ;
22
23
24  -- Architecture Declaration
25  ARCHITECTURE rtl OF simple_dff_circ IS
26
27      -- Signals & Constants Declaration
28      SIGNAL buff, next_buff : std_logic ;
29
30  -- Begin Architecture
31  BEGIN
32      -----
33      -- Process for combinatorial logic
34      -----
35      comb_logic: PROCESS(ALL)
36      BEGIN
37          -- hold or update
38          IF hold_i='1' THEN
39              next_buff <= buff;
40          ELSE
41              next_buff <= data_i;
42          END IF;
43      END PROCESS comb_logic;
44
45
46      -----
47      -- Process for registers (flip-flops)
48      -----
49      flip_flops : PROCESS(clock, reset_n)
50      BEGIN
51          IF reset_n = '0' THEN
52              buff <= '0';
53          ELSIF RISING_EDGE(clock) THEN
54              buff <= next_buff ;
55          END IF;
56      END PROCESS flip_flops;
57
58      -----
59      -- Concurrent Assignements
60      -- e.g. Assign outputs from intermediate signals
61      -----
62      buff_o <= buff;
63
64  -- End Architecture
65  END rtl;
66

```

```

1  -----
2  -- Testbench code:  testbench_simple_dff_circ.vhd
3  -- History:         04.Feb.2014 - 1st version (dgtm)
4  -- Function:        testbench example for simple_dff_circ
5  -----
6
7  -- Library & Use Statements
8  LIBRARY ieee;
9  USE ieee.std_logic_1164.all;
10
11
12  -- Entity Declaration
13  ENTITY testbench_simple_dff_circ IS
14
15  END testbench_simple_dff_circ;
16
17
18  -- Architecture Declaration
19  ARCHITECTURE struct OF testbench_simple_dff_circ IS
20
21      -- Component Declaration
22      COMPONENT simple_dff_circ
23      PORT (
24          clock      : in std_logic;
25          reset_n    : in std_logic;
26          data_i     : in std_logic;
27          hold_i     : in std_logic;
28          buff_o     : out std_logic
29      );
30      END COMPONENT simple_dff_circ;
31
32      -- Signals & Constants Declaration
33      SIGNAL t_clock      : std_logic;
34      SIGNAL t_reset_n    : std_logic;
35      SIGNAL t_data_i     : std_logic;
36      SIGNAL t_hold_i     : std_logic;
37      SIGNAL t_buff_o     : std_logic;
38
39      CONSTANT clk_halfp : time := 0.5 us; -- for Fclk=1MHz
40
41  -- Begin Architecture
42  BEGIN
43      -----
44      -- Instantiation DUT (Device under Test)
45      -----
46      dut: simple_dff_circ
47          PORT MAP(
48              clock      => t_clock,
49              reset_n    => t_reset_n,
50              data_i     => t_data_i,
51              hold_i     => t_hold_i,
52              buff_o     => t_buff_o );
53
54      -----
55      -- Clock Generation Process (with wait)
56      -----
57      clock_gen: PROCESS
58      BEGIN
59          t_clock <= '0';
60          wait for clk_halfp;
61          t_clock <= '1';
62          wait for clk_halfp;
63      END PROCESS clock_gen;
64
65      -----
66      -- Stimuli and Check Process (with wait & assert)
67      -----
68      stimuli: PROCESS
69      BEGIN
70          -- initialize all inputs and
71          -- activate reset_n to initialize the DUT

```

```

72     t_reset_n    <= '0';
73     t_data_i     <= '1';
74     t_hold_i     <= '0';
75     wait for     10*clk_halfp;
76
77     -- release reset_n and wait for 2 clock-periods
78     wait until   t_clock = '0';
79     t_reset_n    <= '1';
80     wait for     2*clk_halfp;
81
82     -- since hold was not active, after clock rising edge
83     -- check that buff_o = data_i
84     wait until   t_clock = '0';
85     assert       (t_buff_o = t_data_i) report "TEST_1: buff_o not equal data_i"
86     severity error ;
87     wait for     2*clk_halfp;
88
89     -- change data_i and check that buff_o follows
90     wait until   t_clock = '0';
91     t_data_i     <= '0';
92     wait for     2*clk_halfp;
93     assert       (t_buff_o = t_data_i) report "TEST_2: buff_o not equal data_i"
94     severity error ;
95
96     -- now set hold and check that buff_o do not follow data_i changes
97     wait until   t_clock = '0';
98     t_hold_i     <= '1';
99     t_data_i     <= '1';
100    wait for     2*clk_halfp;
101    assert       (t_buff_o /= t_data_i) report "TEST_3: buff_o equal data_i"
102    severity error ;
103
104    -- stop simulation
105    wait for     10*clk_halfp;
106    assert       false report "Test programm beendet" severity failure ;
107    END PROCESS stimuli;
108
109    -- End Architecture
110    END struct;
111
112
113
114
115
116

```

```
1  # create work library
2  vlib work
3
4  # compile project files
5  vcom -2008 -explicit -work work ../../source/testbench_simple_dff_circ.vhd
6  vcom -2008 -explicit -work work ../../source/simple_dff_circ.vhd
7
8
9  # run the simulation
10 vsim -novopt -t lns -lib work work.testbench_simple_dff_circ
11
12 do ../scripts/wave.do
13 run 30.0 us
14
15
```

```

1  -----
2  -- Block code:  testbench_uart_rx_only_top.vhd
3  -- History:     13.Mar.2018 - 1st version (dgtm)
4  --              <date> - <changes>  (<author>)
5  -- Function:   Testbench for uart_rx_only_top in EA999 - Lab2
6  --
7  -----
8
9  -- Library & Use Statements
10 LIBRARY ieee;
11 use ieee.std_logic_1164.all;
12
13 -- Entity Declaration
14 ENTITY testbench_uart_rx_only_top IS
15
16 END testbench_uart_rx_only_top ;
17
18
19 -- Architecture Declaration
20 ARCHITECTURE struct OF testbench_uart_rx_only_top IS
21
22     -- Components Declaration
23 COMPONENT uart_rx_only_top
24     PORT
25     (
26         CLOCK_50 : IN    STD_LOGIC;
27         GPIO_1_1 : IN    STD_LOGIC;
28         KEY_N_0  : IN    STD_LOGIC;
29         HEX0_N   : OUT   STD_LOGIC_VECTOR(6 DOWNTO 0);
30         HEX1_N   : OUT   STD_LOGIC_VECTOR(6 DOWNTO 0);
31         LEDR_0   : OUT   STD_LOGIC
32     );
33 END COMPONENT;
34
35
36     -- Signals & Constants Declaration
37     -- Inputs
38     SIGNAL tb_clock      : std_logic;
39     SIGNAL tb_reset_n    : std_logic;
40     SIGNAL tb_serdata    : std_logic;
41     -- Outputs
42     SIGNAL tb_ledr       : std_logic;
43     SIGNAL tb_hex_0      : std_logic_vector(6 downto 0);
44     SIGNAL tb_hex_1      : std_logic_vector(6 downto 0);
45
46     CONSTANT clk_50M_halfp : time := 10 ns;           -- Half-Period of Clock 50MHz
47     CONSTANT baud_31k250_per : time := 32 us;        -- One-Period of Baud Rate
48     31.25KHz
49
50     SIGNAL tb_reg0_hi     : std_logic_vector(3 downto 0); -- to check DUT-internal
51     signal               tb_reg0_lo : std_logic_vector(3 downto 0);
52
53     SIGNAL tb_test_vector : std_logic_vector(9 downto 0); --
54     (stop-bit)+(data-byte)+(start-bit) to shift in serial_in
55
56 BEGIN
57     -- Instantiations
58     DUT: uart_rx_only_top
59     PORT MAP (
60         CLOCK_50      => tb_clock ,
61         GPIO_1_1      => tb_serdata ,
62         KEY_N_0       => tb_reset_n ,
63         HEX0_N        => tb_hex_0 ,
64         HEX1_N        => tb_hex_1 ,
65         LEDR_0        => tb_ledr
66     );
67
68     -- Clock Generation Process
69     generate_clock: PROCESS
70 BEGIN

```

```

69     tb_clock <= '1';
70     wait for clk_50M_halfp;
71     tb_clock <= '0';
72     wait for clk_50M_halfp;
73 END PROCESS generate_clock;
74
75
76 -----
77 -- VHDL-2008 Syntax allowing to bind
78 --         internal signals to a debug signal in the testbench
79 -----
80 tb_reg0_hi <= <<signal DUT.hexa_hi : std_logic_vector(3 downto 0) >>;
81 tb_reg0_lo <= <<signal DUT.hexa_lo : std_logic_vector(3 downto 0) >>;
82
83
84 -- Stimuli Process
85 stimuli: PROCESS
86 BEGIN
87     -- STEP 0
88     report "Initialise: define constants and pulse reset on/off";
89     tb_serdata <= '1';
90     tb_test_vector <= B"1_0001_0010_0"; -- (stop-bit)+(data-byte)+(start-bit)
91     -----
92     tb_reset_n <= '0';
93     wait for 20 * clk_50M_halfp;
94     tb_reset_n <= '1';
95     wait for 100 us; -- introduce pause to check HW-bug after reset release
96
97     -- STEP 1
98     report "Send (start-bit)+(data-byte)+(stop-bit) with baud rate 31250 (async
99     from clk50M)";
100    wait for 200 * clk_50M_halfp;
101
102    -- shift-direction is LSB first
103    -- START-BIT
104    -- BIT-0 (LSB-first of lower nibbl
105    -- BIT-1
106    -- ...
107    -- BIT-7
108    -- STOP-BIT
109    -- SERDATA BACK TO INACTIVE
110    for I in 0 to 9 loop
111        tb_serdata <= tb_test_vector(I);
112        wait for baud_31k250_per;
113    end loop;
114
115    -- STEP 2
116    report "Wait few clock_50M periods and check parallel output";
117    wait for 20 * clk_50M_halfp;
118    assert (tb_reg0_hi = x"1") report "Reg_0 Lower Nibble Wrong" severity note;
119    assert (tb_reg0_lo = x"2") report "Reg_0 Lower Nibble Wrong" severity note;
120    wait for 20 * clk_50M_halfp;
121
122    -- stop simulation
123    assert false report "All tests passed!" severity failure;
124
125 END PROCESS stimuli;
126
127 -- Comments:
128 -- remember to re-save wave.do after setting radix and time ranges
129 -- use >wave>format>toggle leaf names to display shorter names
130 -- remark syntax with aux debug signal to track in TB internal DUT signals
131 END struct;
132
133

```