

```

1  -----
2  -- Block code:  shiftreg_p2s.vhd
3  -- History:    12.Nov.2013 - 1st version (dqtm)
4  --            <date> - <changes> (<author>)
5  -- Function:  shift-register working as a parallel to serial converter.
6  --           The block has a load( or shift_n) control input, plus a parallel data input.
7  --           If load is high the parallel data is loaded, and if load is low the data is shifted towards the LSB.
8  --           During shift the MSB gets the value of '1'.
9  --           The serial output is the LSB of the shiftregister.
10 --           Can be used as P2S in a serial interface, where inactive value (or rest_value) equals '1'.
11 -----
12 LIBRARY ieee;
13 USE ieee.std_logic_1164.all;
14
15 ENTITY shiftreg_p2s IS
16     PORT( clk,set_n      : IN      std_logic;
17           load_i         : IN      std_logic;
18           par_i          : IN      std_logic_vector(3 downto 0);
19           ser_o          : OUT     std_logic
20         );
21 END shiftreg_p2s;
22
23 ARCHITECTURE rtl OF shiftreg_p2s IS
24 -- Signals & Constants Declaration
25 -----
26     SIGNAL      shiftreg, next_shiftreg:  std_logic_vector(4 downto 0);  -- add one FF for start_bit
27
28 BEGIN
29
30 -----
31 -- PROCESS FOR COMBINATIONAL LOGIC
32 -----
33 shift_comb: PROCESS(all)
34 BEGIN
35     IF (load_i = '1') THEN
36         next_shiftreg <= par_i & '0'; -- LSB='0' is the start_bit
37
38     ELSE
39         next_shiftreg <= '1' & shiftreg(4 downto 1);
40     END IF;
41
42 END PROCESS shift_comb;
43
44 -----
45 -- PROCESS FOR REGISTERS
46 -----
47 shift_dffs : PROCESS(clk, set_n)
48 BEGIN
49     IF set_n = '0' THEN

```

```
50     shiftreg <= (others=>'1');
51     ELSIF rising_edge(clk) THEN
52         shiftreg <= next_shiftreg ;
53     END IF;
54     END PROCESS shift_dffs;
55
56     -----
57     -- CONCURRENT ASSIGNMENTS
58     -----
59     -- take LSB of shiftreg as serial output
60     ser_o <= shiftreg(0);
61
62     END rtl;
63
64
```