```
EA999 / SW-2
3
    SEQUENCE OF EXAMPLES
4
    _____
5
    1) COUNT_DOWN.VHD
6
7
        - warmup from week-1
8
        - counter with control inputs & parameters (via generic)
9
        - Q: which other value, would you also declare as generic?
10
11
12
    2) ALARM_LEVEL_DISPLAY_WO_DEFAULT.VHD
13
        - priority in combinational processes
14
        - Q: what would you improve/change in this code?
15
16
17
    3) ALARM_LEVEL_DISPLAY.VHD
        - default statements inside processes
18
19
          (possible with sequential statements)
20
        - identify most common assignments
21
        - Q: what happens with missing default
22
             (or incomplete assignment in comb-logic)
23
24
25
    3) HEX2SEVSEG_W_CONTROL.VHD
        - comb logic with nested IF/THEN & CASE/WHEN
27
        - Q: draw & fill out truth table
28
        - Q: how could change block to use only once NOT()
29
30
31
    4) SHIFTREG_P2S.VHD
        - example of shiftregister circuit
32
        - Comment: applications of shiftregisters
33
        - Exercise: pseudo-random-register (PRG)
34
35
        - Q: implement PRG with sequence length of (2^4)-1
36
        - Q: implement PRG with sequence length of (2^128)-1
37
        - Q: how would you initialise your PRG?
38
39
40
    5) SYNC N EDGEDETECTOR.VHD
41
        - why synchronise external inputs /or/ inputs different clock domains
42
        - avoid metastability
43
        - Q: Draw the RTL-diagram (RTL analysis) / timing diagram =>as homework
44
45
46
    6) FSM_EXAMPLE.VHD
        - example for enumerated datatype declaration
47
48
         and fsm implementation syntax with CASE/WHEN
49
        - Q: draw bubble diagram
50
51
52
    7) FSM_EXERCISE.VHD
53
        - example of 2 RTL structures in a single file
        - Q: draw bubble- and RTL-diagram
54
55
        - Q: understand functioning.
56
        For example, what is max interval between take_1 and take_2 to be
57
        able to achieve state count_down?
```

```
_____
   -- Block code: count_down.vhd
3
   -- History: 12.Nov.2013 - 1st version (dqtm)
                 <date> - <changes> (<author>)
4
   -- Function: down-counter, with start input and count output.
5
   -- The input start should be a pulse which causes the
6
7
            counter to load its max-value. When start is off,
   --
            the counter decrements by one every clock cycle till
8
   ___
9
             count_o equals 0. Once the count_o reachs 0, the counter
            freezes and wait till next start pulse.
10
   ___
            Can be used as enable for other blocks where need to
11
   --
12
            count number of iterations.
13
14
15
16
   -- Library & Use Statements
17
   _____
  LIBRARY ieee;
18
19
  USE ieee.std_logic_1164.all;
20  USE ieee.numeric_std.all;
21
22
23
  -- Entity Declaration
24
   ______
25
  ENTITY count_down IS
   GENERIC (width : positive := 4);
2.6
    27
          28
29
30
          ) ;
31
  END count_down;
32
33
34
    -- Architecture Declaration
35
   _____
36
   ARCHITECTURE rtl OF count_down IS
37
   -- Signals & Constants Declaration
    _____
38
   CONSTANT max_val: unsigned(width-1 downto 0):= to_unsigned(4, width);
39
    -- convert integer value 4 to unsigned with 4bits
40
   SIGNAL count, next_count: unsigned(width-1 downto 0);
41
42
43
   -- Begin Architecture
44
   ______
45
   BEGIN
46
47
48
49
    -- PROCESS FOR COMBINATORIAL LOGIC
50
51
    comb_logic: PROCESS(start_i,count)
52
     BEGIN
      -- load
53
54
      IF (start_i = '1') THEN
55
          next_count <= max_val;</pre>
56
57
      -- decrement
      ELSIF (count > 0) THEN
58
59
          next_count <= count - 1;</pre>
60
61
      -- freezes
62
     ELSE
63
       next_count <= count;
      END IF;
64
65
66
     END PROCESS comb_logic;
67
```

```
71
     ______
72
     -- PROCESS FOR REGISTERS
73
74
     flip_flops : PROCESS(clk, reset_n)
75
     BEGIN
76
      IF reset_n = '0' THEN
77
          count <= to_unsigned(0, width); -- convert integer value 0 to unsigned with</pre>
          4bits
78
      ELSIF rising_edge(clk) THEN
79
          count <= next_count ;</pre>
80
      END IF;
81
     END PROCESS flip_flops;
82
83
84
85
     -- CONCURRENT ASSIGNMENTS
86
     _____
87
     -- convert count from unsigned to std_logic (output data-type)
88
    count_o <= std_logic_vector(count);</pre>
89
90
91
   -- End Architecture
92
   ______
93
  END rtl;
94
```

```
_____
    -- Block code: alarm level display wo default.vhd
    -- History: 30.Sep.2011 - example for introduction to comb logic 05.Okt.2013 - also check example with default statements!! (dqtm)
 3
 4
    -- Function: Decodes the output for a alarm level display.
 5
 6
    -- Only comb logic. Example of logic with priority.
7
    _____
8
9
     -- Library & Use Statements
10
    LIBRARY ieee;
11
    use ieee.std_logic_1164.all;
12
13
    -- Entity Declaration
14
   ENTITY alarm_level_display_wo_default IS
15
     PORT (
             alarm_prio1 : IN std_logic;
alarm_prio2 : IN std_logic;
alarm_prio3 : IN std_logic;
display_red : OUT std_logic;
16
17
18
19
20
             display_orange : OUT std_logic;
21
             display_yellow : OUT std_logic;
22
             display_green : OUT std_logic
23
24 END alarm_level_display_wo_default;
25
26
    -- Architecture Declaration
27
    ARCHITECTURE rtl OF alarm_level_display_wo_default IS
28
29
    -- Begin Architecture
30
    BEGIN
31
32
      -- Process for combinational logic
33
34
      _____
35
      comb_alarm: PROCESS(alarm_prio1,alarm_prio2,alarm_prio3)
36
      BEGIN
37
        IF (alarm_prio1 = '1') THEN
             display_red <= '1';
display_orange <= '0';</pre>
38
39
             display_yellow <= '0';</pre>
40
             display_green <= '0';</pre>
41
42
43
         ELSIF(alarm_prio2 = '1') THEN
             display_red <= '0';</pre>
44
45
             display_orange <= '1';</pre>
46
             display_yellow <= '0';</pre>
47
             display_green <= '0';</pre>
48
49
         ELSIF(alarm_prio3 = '1') THEN
50
             display_red <= '0';</pre>
51
             display_orange <= '0';</pre>
             display_yellow <= '1';</pre>
52
53
             display_green <= '0';</pre>
54
55
         ELSE
56
             display_red
                             <= '0';
             display_orange <= '0';</pre>
57
             display_yellow <= '0';</pre>
58
59
                              <= '1';
             display_green
60
         END IF;
61
       END PROCESS comb_alarm;
62
63
    END rtl;
64
```

```
_____
    -- Block code: alarm level display.vhd
    -- History: 30.Sep.2011 - example for introduction to comb logic 05.Okt.2013 - added default statements (dqtm)
 3
 4
 5
    -- Function: Decodes the output for a alarm level display.
    -- Only comb logic. Example of logic with priority.
 6
 7
    _____
8
9
    -- Library & Use Statements
10
    LIBRARY ieee;
11
    USE ieee.std_logic_1164.all;
12
13
    -- Entity Declaration
14
   ENTITY alarm_level_display IS
15
     PORT (
            alarm_prio1 : IN std_logic;
alarm_prio2 : IN std_logic;
alarm_prio3 : IN std_logic;
display_red : OUT std_logic;
16
17
18
19
20
            display_orange : OUT std_logic;
21
            display_yellow : OUT std_logic;
22
            display_green : OUT std_logic
23
            );
24
   END alarm_level_display ;
25
    -- Architecture Declaration
26
27
    ARCHITECTURE rtl OF alarm_level_display IS
28
29
    -- Begin Architecture
3.0
    BEGIN
31
32
      -- Process for combinational logic
33
      -- OBS.: The implementation with Default Statements is only
34
35
      -- possible within a process (sequential statements)
36
      _____
37
      comb_alarm: PROCESS(alarm_prio1,alarm_prio2,alarm_prio3)
38
      BEGIN
      -- Default Statements
39
40
            display_red <= '0';</pre>
41
            display_orange <= '0';</pre>
42
            display_yellow <= '0';</pre>
43
            display_green <= '0';</pre>
44
        --Check inputs
45
        IF (alarm_prio1 = '1') THEN
46
            display_red <= '1';</pre>
47
48
      ELSIF(alarm_prio2 = '1') THEN
49
            display_orange <= '1';</pre>
50
51
       ELSIF(alarm prio3 = '1') THEN
52
            display_yellow <= '1';</pre>
53
54
        ELSE
55
            display_green <= '1';</pre>
56
        END IF;
57
      END PROCESS comb_alarm;
58
59
    END rtl;
60
61
    -- Because there is only 1 statement after each then
62
63
    -- you could also write the IF/ELSIF/THEN as
64
    -- IF
65
             (alarm_prio1 = '1') THEN display_red
                                                      <= '1';
    -- ELSIF (alarm_prio2 = '1') THEN display_orange <= '1';
66
    -- ELSIF (alarm_prio3 = '1') THEN display_yellow <= '1';
67
    -- ELSE
                                        display_green <= '1';</pre>
68
    -- END IF;
69
70
    --
71
    ______
```

```
_____
        -- Block code: hex2sevseg_w_control.vhd
 3
       -- History: 24.Sep.2013 - 1st version for lab5 (dqtm)
                                 24.Sep.2013 - add ctrl inputs, lab6 (dqtm)
 4
 5
       -- Function: Hexa to seven-seg converter
                             plain functionality plus control inputs
 6
 7
                             implemented with comb logic inside process
        ______
 8
 9
10
        -- Library & Use Statements
11
        LIBRARY ieee;
12
        use ieee.std_logic_1164.all;
13
14
       -- Entity Declaration
15
      ENTITY hex2sevseg_w_control IS
16
          PORT (
                    17
18
19
                    hexa_i:
20
                                     IN std_logic_vector(3 downto 0);
21
                     ripple_blank_n_o: OUT std_logic;
22
                                                    OUT std_logic_vector(6 downto 0)); -- Sequence is
                     seg_o:
                     "gfedcba" (MSB is seg_g)
23
        END hex2sevseg_w_control ;
24
25
        -- Architecture Declaration
26
       ARCHITECTURE rtl OF hex2sevseg_w_control IS
27
28
         CONSTANT display_0 : std_logic_vector(6 downto 0):= "01111111";
CONSTANT display_1 : std_logic_vector(6 downto 0):= "0000110";
CONSTANT display_2 : std_logic_vector(6 downto 0):= "10110111";
CONSTANT display_3 : std_logic_vector(6 downto 0):= "10011111";
CONSTANT display_4 : std_logic_vector(6 downto 0):= "11001111";
CONSTANT display_5 : std_logic_vector(6 downto 0):= "1101101";
CONSTANT display_6 : std_logic_vector(6 downto 0):= "1101101";
CONSTANT display_7 : std_logic_vector(6 downto 0):= "0000111";
CONSTANT display_8 : std_logic_vector(6 downto 0):= "11111111";
CONSTANT display_9 : std_logic_vector(6 downto 0):= "11111111";
CONSTANT display_A : std_logic_vector(6 downto 0):= "11101111";
CONSTANT display_B : std_logic_vector(6 downto 0):= "11111001";
CONSTANT display_C : std_logic_vector(6 downto 0):= "0111001";
CONSTANT display_F : std_logic_vector(6 downto 0):= "11111001";
CONSTANT display_F : std_logic_vector(6 downto 0):= "11111001";
CONSTANT display_F : std_logic_vector(6 downto 0):= "11111001";
CONSTANT display_F : std_logic_vector(6 downto 0):= "11110011";
CONSTANT display_F : std_logic_vector(6 downto 0):= "11110011";
CONSTANT display_F : std_logic_vector(6 downto 0):= "11110011";
              -- Signals & Constants Declaration
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
              CONSTANT display_blank : std_logic_vector(6 downto 0):= (others =>'0');
47
48
49
       -- Begin Architecture
       BEGIN
50
51
52
              -- Process for combinatorial logic
53
54
              _____
55
              sevseg_comb: PROCESS (ALL)
56
              BEGIN
57
              -- Default statement for ripple_blank output= inactive
58
              ripple_blank_n_o <= '1';
59
60
                     -- Control Inputs from high to low priority:
61
                           blank; lamp_test; ripple_blank
62
                     IF (blank_n_i='0') THEN
63
64
                          seg_o <= NOT(display_blank);</pre>
65
66
                    ELSIF (lamp_test_n_i = '0') THEN
67
                           seg_o <= NOT(display_8);</pre>
68
                    ELSE
69
70
                     -- Hexa input values 1-F not affected by ripple_blank
```

```
71
                -- For hexa input x0, check status of ripple_blank ctrl
 72
                     CASE hexa i IS
 73
                          WHEN x"0" =>
 74
                               IF (ripple_blank_n_i = '0') THEN
 75
                                   seg_o <= NOT(display_blank);</pre>
 76
                                   ripple_blank_n_o <= '0';
 77
                               ELSE
 78
                                   seg_o <= NOT(display_0);</pre>
 79
                               END IF;
 80
 81
                          WHEN x"1" =>
                                          seg_o <= NOT(display_1);</pre>
                          WHEN x"2" => seg_o <= NOT(display_2);
WHEN x"3" => seg_o <= NOT(display_3);</pre>
 82
 83
 84
                          WHEN x"4" \Rightarrow seg_o \Leftarrow NOT(display_4);
 85
                          WHEN x"5" \Rightarrow seg_o \Leftarrow NOT(display_5);
 86
                          WHEN x"6" => seg_o <= NOT(display_6);
 87
                          WHEN x"7" \Rightarrow seg_o \Leftarrow NOT(display_7);
 88
                          WHEN x"8" \Rightarrow seg_o \leftarrow NOT(display_8);
 89
                          WHEN x"9" \Rightarrow seg_o \leftarrow NOT(display_9);
 90
                          WHEN x"A" => seg_o <= NOT(display_A);</pre>
 91
                          WHEN x"B" => seg_o <= NOT(display_B);</pre>
                          WHEN x"C" => seg_o <= NOT(display_C);</pre>
 92
 93
                          WHEN x"D" => seg_o <= NOT(display_D);</pre>
 94
                          WHEN x"E" => seg_o <= NOT(display_E);</pre>
 95
                          WHEN x"F" => seg_o <= NOT(display_F);</pre>
 96
                          WHEN OTHERS => seg_o <= NOT(display_blank);</pre>
 97
                     END CASE;
 98
                END IF;
           END PROCESS sevseg_comb;
 99
100
101
       -- End Architecture
       END rtl;
102
103
104
```

```
Attention, this block has a set_n input for initialisation!!
                                                                                           If load is high the parallel data is loaded, and if load is low the data is shifted towards the LSB.
                                                                                                                                                                                                                                                                                                                                                                                                        -- add one FF for start_bit
                                                                                                                                           equals '1'
                                                                                                                                           Can be used as P2S in a serial interface, where inactive value (or rest_value)
                                                                            The block has a load (or shift_n) control input, plus a parallel data input.
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      -- load parallel data + add start_bit
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       -- shift; shift direction towards LSB
                                                                                                                                                                                                                                                                                                                                                                                                        std_logic_vector(4 downto 0);
                                                            -- Function: shift-register working as a parallel to serial converter.
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       next_shiftreg <= par_i & '0'; -- LSB='0' is the start_bit</pre>
                                                                                                                           The serial output is the LSB of the shiftregister.
                                                                                                                                                                                                                                                                          std_logic_vector(3 downto 0);
                                                                                                           During shift the MSB gets the value of '1'.
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      next_shiftreg <= '1' & shiftreg(4 downto 1);
                                              (<author>)
                             12.Nov.2013 - 1st version (dqtm)
                                                                                                                                                                                                                                           std_logic;
                                                                                                                                                                                                                                                          std_logic;
                                                                                                                                                                                                                                                                                          std_logic
                                                                                                                                                                                                                                                                                                                                                                                                        shiftreg, next_shiftreg:
                                              <date> - <changes>
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        -- PROCESS FOR COMBINATIONAL LOGIC
                                                                                                                                                                                                                                                                                                                                                        ARCHITECTURE rtl OF shiftreg_p2s IS
                                                                                                                                                                                                                                                                                                                                                                          -- Signals & Constants Declaration
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        set_n)
             shiftreg_p2s.vhd
                                                                                                                                                                                           USE ieee.std_logic_1164.all;
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     shift_dffs : PROCESS(clk,
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       IF (load_i = '1') THEN
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     - PROCESS FOR REGISTERS
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       shift_comb: PROCESS(ALL)
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      END PROCESS shift_comb;
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     IF set_n = '0' THEN
                                                                                                                                                                                                                         ENTITY shiftreg_p2s IS
                                                                                                                                                                                                                                          PORT (clk,set_n
                                                                                                                                                                                                                                                                                                                        END shiftreg_p2s;
              -- Block code:
                                                                                                                                                                                                                                                           load_i
                                                                                                                                                                                                                                                                                           ser_o
                                                                                                                                                                           LIBRARY ieee;
                                                                                                                                                                                                                                                                           par_i
                             History:
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       END IF;
                                                                                                                                                                                                                                                                                                                                                                                                          SIGNAL
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ELSE
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       BEGIN
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        BEGIN
                                                                                                                                                                                                                                                                                                                                                                                                                                          BEGIN
                                                                                                                                           H Z W 4 T O C 8 O
                                                                                                                                                                                                                                                                                                        45
```

```
_____
    -- Block code: sync n edgeDetector.vhd
    -- History: 15.Nov.2017 - 1st version (dqtm)
 3
                  15.Jan.2018 - adapt reset value for usage in mini-project (dqtm)
 4
                  01.Mar.2018 - rename in English (dqtm)
 5
                    <date> - <changes> (<author>)
6
7
    -- Function: edge detector with rise & fall outputs.
    -- Declaring FFs as a shift-register.
8
9
    ______
10
11
    LIBRARY ieee;
12
    USE ieee.std_logic_1164.all;
13
14
   ENTITY sync_n_edgeDetector IS
15
    PORT( data_in : IN std_logic;
          clock : IN std_logic;
reset_n : IN std_logic;
data_sync : OUT std_logic;
16
17
18
           rise : OUT std_logic;
19
           fall
20
                     : OUT std_logic
21
           );
   END sync_n_edgeDetector;
22
2.3
24
25 ARCHITECTURE rtl OF sync_n_edgeDetector IS
        -- Signals & Constants Declaration
2.6
        SIGNAL shiftreg, next_shiftreg: std_logic_vector(2 downto 0);
27
28
29 BEGIN
3.0
31
        -- Process for combinatorial logic
32
        -- OBs.: small logic, could be outside process,
        -- but doing inside for didactical purposes!
33
       _____
34
35
       comb_proc : PROCESS(data_in, shiftreg)
36
       BEGIN
37
           next_shiftreg <= data_in & shiftreg(2 downto 1); -- shift direction
           towards LSB
38
   END PROCESS comb_proc;
39
40
41
       -- Process for registers (flip-flops)
42
       _____
43
       reg_proc : PROCESS(clock, reset_n)
44
       BEGIN
45
           IF reset_n = '0' THEN
              shiftreg <= (OTHERS => '1');
46
47
           ELSIF (rising_edge(clock)) THEN
48
              shiftreg <= next_shiftreg;</pre>
49
           END IF;
      END PROCESS reg_proc;
50
51
52
53
        -- Concurrent Assignments
54
       -- OBs.: no logic after the 1st-FF (shiftreg(2)) because it was added for sync
       purposes
55
        _____
               <= shiftreg(1) AND NOT(shiftreg(0));</pre>
56
       rise
57
                  <= NOT(shiftreg(1)) AND shiftreg(0);
        data_sync <= shiftreg(1); -- take serial_in at same period as</pre>
58
       fall/rise pulse
59
60
   END rtl;
```

```
_____
    -- Block code: fsm example.vhd
3
    -- History: 23.Nov.2017 - 1st version (dqtm)
                       <date> - <changes> (<author>)
4
5
    -- Function: fsm_example using enumerated type declaration.
6
7
8
    LIBRARY ieee;
9
    USE ieee.std_logic_1164.all;
10
11
    ENTITY fsm_example IS
12
      PORT (
            clk,reset : IN std_logic;
d, n : IN std_logic;
13
14
15
                            OUT std_logic
16
        );
17
    END fsm_example;
18
19
2.0
    ARCHITECTURE rtl OF fsm_example IS
21
        TYPE t_state IS (s_e1, s_e2, s_e3); -- declaration of new datatype
        SIGNAL s_state, s_nextstate : t_state; -- 2 signals of the new datatype
22
23
24
    BEGIN
25
2.6
      -- PROCESS FOR COMB-INPUT LOGIC
2.7
28
     fsm_drive : PROCESS (s_state, d, n)
29
3.0
      BEGIN
31
      -- Default Statement
32
        s_nextstate <= s_state;</pre>
33
34
        CASE s_state IS
35
            WHEN s_e1 =>
                IF (d = '1') THEN
36
37
                   s_nextstate <= s_e3;</pre>
38
                ELSIF (n = '1') THEN
39
                  s_nextstate <= s_e2;</pre>
                END IF;
40
41
            WHEN s_e2 =>
42
                IF (d = '1') THEN
43
                    s_nextstate <= s_e1;</pre>
44
                ELSIF (n = '1') THEN
45
                   s_nextstate <= s_e3;</pre>
46
                END IF;
47
            WHEN s_e3 =>
48
                IF (d = '1') THEN
49
                    s_nextstate <= s_e2;</pre>
50
                ELSIF (n = '1') THEN
51
                   s_nextstate <= s_e1;</pre>
52
                END IF;
53
            WHEN OTHERS =>
54
                s_nextstate <= s_e1;</pre>
        END CASE;
55
56
      END PROCESS fsm_drive;
57
58
59
60
      -- PROCESS FOR COMB-INPUT LOGIC
      _____
      fsm output : PROCESS (s state, d, n)
63
      BEGIN
64
65
        CASE s_state IS
            WHEN s_e2 | s_e3 => z <= '1';
66
67
            WHEN OTHERS =>
                               z <= '0';
       END CASE;
68
      END PROCESS fsm_output;
69
70
```

```
72
     -----
73
     -- PROCESS FOR REGISTERS
74
75
     PROCESS (clk, reset)
76
     BEGIN
77
      IF (reset = '1') THEN
78
         s_state <= s_e1;
79
      ELSIF rising_edge(clk) THEN
80
       s_state <= s_nextstate;</pre>
      END IF;
81
     END PROCESS;
82
83
84
     END rtl;
85
```

```
_____
     -- Block code: fsm exercise.vhd
    -- History: 21.Apr.2014 - 1st version (dqtm)
-- Function: fsm exercise for mid-sem-exam
 3
 4
 5
    LIBRARY ieee;
 6
 7
     USE ieee.std_logic_1164.all;
8
     USE ieee.numeric_std.all;
9
     ENTITY fsm_exercise IS
10
11
         PORT (
12
             clock : in std_logic;
13
             reset_n : in std_logic;
             take1 : in std_logic;
take2 : in std_logic;
acknow : in std_logic;
14
15
16
17
             count_o : out std_logic_vector(3 downto 0)
18
             );
19
    END fsm_exercise;
2.0
21 ARCHITECTURE rtl OF fsm_exercise IS
         -- Signals & Types Declaration
22
         TYPE fsm_state_typ IS (idle, check_interval, count_down, wait_ack);
2.3
24
         SIGNAL state, next_state : fsm_state_typ;
25
         SIGNAL count, next_count : unsigned(3 downto 0);
2.6
27
   BEGIN
28
29
         -- Process for combinational logic
3.0
         ______
31
         comb_logic: PROCESS(take1,take2,acknow,state,count)
32
33
         -- default statements
34
         next_state <= state;</pre>
35
         next_count <= count;</pre>
36
37
         -- state transitions
38
         CASE state IS
39
             WHEN idle =>
40
                  -- check take1
41
                  IF take1='1' THEN
42
                      next_state <= check_interval;</pre>
43
                      next_count <= to_unsigned(7,4);</pre>
44
                  END IF;
45
46
             WHEN check_interval =>
47
                  -- check & decrement counter
48
                  IF count>0 THEN
49
                      next_count <= count-1;</pre>
50
                      --check take2
                      IF take2='1' THEN
51
52
                          next_state <= count_down;</pre>
53
                          next_count <= to_unsigned(15,4);</pre>
54
                      END IF;
55
                  ELSE -- count=0
56
                      next_state <= idle;</pre>
57
                  END IF;
58
59
             WHEN count_down =>
60
                  --check counter
                  IF count>0 THEN
61
                     next_count <= count-1;</pre>
62
63
64
                      next_state <= wait_ack;</pre>
65
                  END IF;
66
67
             WHEN wait_ack =>
68
                  --check acknowledge input
                  IF acknow='1' THEN
69
70
                     next_state <= idle;</pre>
71
                  END IF;
```

```
72
 73
              WHEN OTHERS =>
 74
                  next_state <= idle;</pre>
 75
                  next_count <= to_unsigned(0,4);</pre>
 76
              END CASE;
         END PROCESS comb_logic;
 77
 78
 79
 80
 81
          -- Process for registers (flip-flops)
 82
          ______
 83
          flip_flops : PROCESS(clock, reset_n)
 84
          BEGIN
 85
              IF reset_n = '0' THEN
 86
                  state <= idle;</pre>
 87
                  count <= to_unsigned(0,4);</pre>
 88
              ELSIF RISING_EDGE(clock) THEN
 89
                 state <= next_state;</pre>
 90
                  count <= next_count;</pre>
 91
              END IF;
 92
         END PROCESS flip_flops;
 93
 94
 95
          -- Concurrent Assignements
 96
          -- e.g. Assign outputs from intermediate signals
 97
 98
          count_o <= std_logic_vector(count);</pre>
 99
100
    END rtl;
101
102
103
```