

```

1  -----
2  -- Block code:  testbench_uart_rx_only_top.vhd
3  -- History:    13.Mar.2018 - 1st version (dgtm)
4  --            <date> - <changes>  (<author>)
5  -- Function:  Testbench for uart_rx_only_top in EA999 - Lab2
6  --
7  -----
8
9  -- Library & Use Statements
10 LIBRARY ieee;
11 use ieee.std_logic_1164.all;
12
13 -- Entity Declaration
14 ENTITY testbench_uart_rx_only_top IS
15
16 END testbench_uart_rx_only_top ;
17
18
19 -- Architecture Declaration
20 ARCHITECTURE struct OF testbench_uart_rx_only_top IS
21
22     -- Components Declaration
23 COMPONENT uart_rx_only_top
24     PORT
25     (
26         CLOCK_50 : IN    STD_LOGIC;
27         GPIO_1_1 : IN    STD_LOGIC;
28         KEY_N_0  : IN    STD_LOGIC;
29         HEX0_N   : OUT   STD_LOGIC_VECTOR(6 DOWNTO 0);
30         HEX1_N   : OUT   STD_LOGIC_VECTOR(6 DOWNTO 0);
31         LEDR_0   : OUT   STD_LOGIC
32     );
33 END COMPONENT;
34
35
36     -- Signals & Constants Declaration
37     -- Inputs
38     SIGNAL tb_clock      : std_logic;
39     SIGNAL tb_reset_n    : std_logic;
40     SIGNAL tb_serdata    : std_logic;
41     -- Outputs
42     SIGNAL tb_ledr       : std_logic;
43     SIGNAL tb_hex_0      : std_logic_vector(6 downto 0);
44     SIGNAL tb_hex_1      : std_logic_vector(6 downto 0);
45
46     CONSTANT clk_50M_halfp : time := 10 ns;          -- Half-Period of Clock 50MHz
47     CONSTANT baud_31k250_per : time := 32 us;        -- One-Period of Baud Rate
48     31.25KHz
49
50     SIGNAL tb_reg0_hi     : std_logic_vector(3 downto 0); -- to check DUT-internal
51     signal               signal
52     SIGNAL tb_reg0_lo     : std_logic_vector(3 downto 0);
53
54     SIGNAL tb_test_vector : std_logic_vector(9 downto 0); --
55     (stop-bit)+(data-byte)+(start-bit) to shift in serial_in
56
57 BEGIN
58     -- Instantiations
59     DUT: uart_rx_only_top
60     PORT MAP (
61         CLOCK_50      => tb_clock ,
62         GPIO_1_1      => tb_serdata ,
63         KEY_N_0       => tb_reset_n ,
64         HEX0_N        => tb_hex_0 ,
65         HEX1_N        => tb_hex_1 ,
66         LEDR_0        => tb_ledr
67     );
68
69     -- Clock Generation Process
70     generate_clock: PROCESS
71 BEGIN

```

```

69         tb_clock <= '1';
70         wait for clk_50M_halfp;
71         tb_clock <= '0';
72         wait for clk_50M_halfp;
73     END PROCESS generate_clock;
74
75
76     -----
77     -- VHDL-2008 Syntax allowing to bind
78     --         internal signals to a debug signal in the testbench
79     -----
80     tb_reg0_hi <= <<signal DUT.hexa_hi : std_logic_vector(3 downto 0) >>;
81     tb_reg0_lo <= <<signal DUT.hexa_lo : std_logic_vector(3 downto 0) >>;
82
83
84     -- Stimuli Process
85     stimuli: PROCESS
86     BEGIN
87         -- STEP 0
88         report "Initialise: define constants and pulse reset on/off";
89         tb_serdata <= '1';
90         tb_test_vector <= B"1_0001_0010_0"; -- (stop-bit)+(data-byte)+(start-bit)
91         -----
92         tb_reset_n <= '0';
93         wait for 20 * clk_50M_halfp;
94         tb_reset_n <= '1';
95         wait for 100 us; -- introduce pause to check HW-bug after reset release
96
97         -- STEP 1
98         report "Send (start-bit)+(data-byte)+(stop-bit) with baud rate 31250 (async
99         from clk50M)";
100        wait for 200 * clk_50M_halfp;
101
102        -- shift-direction is LSB first
103        -- START-BIT
104        -- BIT-0 (LSB-first of lower nibbl
105        -- BIT-1
106        -- ...
107        -- BIT-7
108        -- STOP-BIT
109        -- SERDATA BACK TO INACTIVE
110        for I in 0 to 9 loop
111            tb_serdata <= tb_test_vector(I);
112            wait for baud_31k250_per;
113        end loop;
114
115        -- STEP 2
116        report "Wait few clock_50M periods and check parallel output";
117        wait for 20 * clk_50M_halfp;
118        assert (tb_reg0_hi = x"1") report "Reg_0 Lower Nibble Wrong" severity note;
119        assert (tb_reg0_lo = x"2") report "Reg_0 Lower Nibble Wrong" severity note;
120        wait for 20 * clk_50M_halfp;
121
122        -- stop simulation
123        assert false report "All tests passed!" severity failure;
124
125    END PROCESS stimuli;
126
127    -- Comments:
128    -- remember to re-save wave.do after setting radix and time ranges
129    -- use >wave>format>toggle leaf names to display shorter names
130    -- remark syntax with aux debug signal to track in TB internal DUT signals
131
132    END struct;
133

```