

```

1  -----
2  -- Block code:  count_down.vhd
3  -- History:    12.Nov.2013 - 1st version (dgtm)
4  --            <date> - <changes>  (<author>)
5  -- Function:  down-counter, with start input and count output.
6  --            The input start should be a pulse which causes the
7  --            counter to load its max-value. When start is off,
8  --            the counter decrements by one every clock cycle till
9  --            count_o equals 0. Once the count_o reaches 0, the counter
10 --            freezes and wait till next start pulse.
11 --            Can be used as enable for other blocks where need to
12 --            count number of iterations.
13  -----
14
15
16  -- Library & Use Statements
17  -----
18  LIBRARY ieee;
19  USE ieee.std_logic_1164.all;
20  USE ieee.numeric_std.all;
21
22
23  -- Entity Declaration
24  -----
25  ENTITY count_down IS
26  GENERIC (width : positive := 4);
27  PORT( clk,reset_n      : IN      std_logic;
28        start_i         : IN      std_logic;
29        count_o          : OUT     std_logic_vector(width-1 downto 0)
30        );
31  END count_down;
32
33
34  -- Architecture Declaration
35  -----
36  ARCHITECTURE rtl OF count_down IS
37  -- Signals & Constants Declaration
38  -----
39  CONSTANT  max_val:          unsigned(width-1 downto 0) := to_unsigned(4,width);
40  -- convert integer value 4 to unsigned with 4bits
41  SIGNAL    count, next_count: unsigned(width-1 downto 0);
42
43  -- Begin Architecture
44  -----
45  BEGIN
46
47
48  -----
49  -- PROCESS FOR COMBINATORIAL LOGIC
50  -----
51  comb_logic: PROCESS(start_i,count)
52  BEGIN
53      -- load
54      IF (start_i = '1') THEN
55          next_count <= max_val;
56
57      -- decrement
58      ELSIF (count > 0) THEN
59          next_count <= count - 1 ;
60
61      -- freezes
62      ELSE
63          next_count <= count;
64      END IF;
65
66  END PROCESS comb_logic;
67
68
69
70

```

```

71  -----
72  -- PROCESS FOR REGISTERS
73  -----
74  flip_flops : PROCESS(clk, reset_n)
75  BEGIN
76      IF reset_n = '0' THEN
77          count <= to_unsigned(0,width); -- convert integer value 0 to unsigned with
78              4bits
79      ELSIF rising_edge(clk) THEN
80          count <= next_count ;
81      END IF;
82  END PROCESS flip_flops;
83
84  -----
85  -- CONCURRENT ASSIGNMENTS
86  -----
87  -- convert count from unsigned to std_logic (output data-type)
88  count_o <= std_logic_vector(count);
89
90
91  -- End Architecture
92  -----
93  END rtl;
94
95

```