

```

1  =====
2  EA999 / SW-2
3  SEQUENCE OF EXAMPLES
4  =====
5
6  1) COUNT_DOWN.VHD
7      - warmup from week-1
8      - counter with control inputs & parameters (via generic)
9      - Q: which other value, would you also declare as generic?
10
11
12  2) ALARM_LEVEL_DISPLAY_WO_DEFAULT.VHD
13      - priority in combinational processes
14      - Q: what would you improve/change in this code?
15
16
17  3) ALARM_LEVEL_DISPLAY.VHD
18      - default statements inside processes
19      (possible with sequential statements)
20      - identify most common assignments
21      - Q: what happens with missing default
22      (or incomplete assignment in comb-logic)
23
24
25  3) HEX2SEVSEG_W_CONTROL.VHD
26      - comb logic with nested IF/THEN & CASE/WHEN
27      - Q: draw & fill out truth table
28      - Q: how could change block to use only once NOT()
29
30
31  4) SHIFTRREG_P2S.VHD
32      - example of shiftregister circuit
33      - Comment: applications of shiftregisters
34      - Exercise: pseudo-random-register (PRG)
35      - Q: implement PRG with sequence length of  $(2^4)-1$ 
36      - Q: implement PRG with sequence length of  $(2^{128})-1$ 
37      - Q: how would you initialise your PRG?
38
39
40  5) SYNC_N_EDGEDETECTOR.VHD
41      - why synchronise external inputs /or/ inputs different clock domains
42      - avoid metastability
43      - Q: Draw the RTL-diagram (RTL analysis) / timing diagram =>as homework
44
45
46  6) FSM_EXAMPLE.VHD
47      - example for enumerated datatype declaration
48      and fsm implementation syntax with CASE/WHEN
49      - Q: draw bubble diagram
50
51
52  7) FSM_EXERCISE.VHD
53      - example of 2 RTL structures in a single file
54      - Q: draw bubble- and RTL-diagram
55      - Q: understand functioning.
56      For example, what is max interval between take_1 and take_2 to be
57      able to achieve state count_down?
58
59

```