```
_____
    -- Block code: fsm example.vhd
3
    -- History: 23.Nov.2017 - 1st version (dqtm)
                       <date> - <changes> (<author>)
4
5
    -- Function: fsm_example using enumerated type declaration.
6
7
8
    LIBRARY ieee;
9
    USE ieee.std_logic_1164.all;
10
11
    ENTITY fsm_example IS
12
      PORT (
            clk,reset : IN std_logic;
d, n : IN std_logic;
13
14
15
                            OUT std_logic
16
        );
17
    END fsm_example;
18
19
2.0
    ARCHITECTURE rtl OF fsm_example IS
21
        TYPE t_state IS (s_e1, s_e2, s_e3); -- declaration of new datatype
        SIGNAL s_state, s_nextstate : t_state; -- 2 signals of the new datatype
22
23
24
    BEGIN
25
2.6
27
      -- PROCESS FOR COMB-INPUT LOGIC
28
     fsm_drive : PROCESS (s_state, d, n)
29
3.0
      BEGIN
31
      -- Default Statement
32
        s_nextstate <= s_state;</pre>
33
34
        CASE s_state IS
35
            WHEN s_e1 =>
                IF (d = '1') THEN
36
37
                   s_nextstate <= s_e3;</pre>
38
                ELSIF (n = '1') THEN
39
                  s_nextstate <= s_e2;</pre>
                END IF;
40
41
            WHEN s_e2 =>
42
                IF (d = '1') THEN
43
                    s_nextstate <= s_e1;</pre>
44
                ELSIF (n = '1') THEN
45
                   s_nextstate <= s_e3;</pre>
46
                END IF;
47
            WHEN s_e3 =>
48
                IF (d = '1') THEN
49
                    s_nextstate <= s_e2;</pre>
50
                ELSIF (n = '1') THEN
51
                   s_nextstate <= s_e1;</pre>
52
                END IF;
53
            WHEN OTHERS =>
54
                s_nextstate <= s_e1;</pre>
        END CASE;
55
56
      END PROCESS fsm_drive;
57
58
59
60
      -- PROCESS FOR COMB-INPUT LOGIC
      _____
      fsm output : PROCESS (s state, d, n)
63
      BEGIN
64
65
        CASE s_state IS
            WHEN s_e2 | s_e3 => z <= '1';
66
67
            WHEN OTHERS =>
                               z <= '0';
       END CASE;
68
      END PROCESS fsm_output;
69
70
```

71

```
72
     -----
73
     -- PROCESS FOR REGISTERS
74
75
     PROCESS (clk, reset)
76
     BEGIN
77
      IF (reset = '1') THEN
78
         s_state <= s_e1;
79
      ELSIF rising_edge(clk) THEN
80
       s_state <= s_nextstate;</pre>
      END IF;
81
     END PROCESS;
82
83
84
     END rtl;
85
```