

```

1  -----
2  -- Testbench code:  testbench_simple_dff_circ.vhd
3  -- History:         04.Feb.2014 - 1st version (dgtm)
4  -- Function:        testbench example for simple_dff_circ
5  -----
6
7  -- Library & Use Statements
8  LIBRARY ieee;
9  USE ieee.std_logic_1164.all;
10
11
12  -- Entity Declaration
13  ENTITY testbench_simple_dff_circ IS
14
15  END testbench_simple_dff_circ;
16
17
18  -- Architecture Declaration
19  ARCHITECTURE struct OF testbench_simple_dff_circ IS
20
21      -- Component Declaration
22      COMPONENT simple_dff_circ
23      PORT (
24          clock      : in std_logic;
25          reset_n    : in std_logic;
26          data_i     : in std_logic;
27          hold_i     : in std_logic;
28          buff_o     : out std_logic
29      );
30      END COMPONENT simple_dff_circ;
31
32      -- Signals & Constants Declaration
33      SIGNAL t_clock      : std_logic;
34      SIGNAL t_reset_n    : std_logic;
35      SIGNAL t_data_i     : std_logic;
36      SIGNAL t_hold_i     : std_logic;
37      SIGNAL t_buff_o     : std_logic;
38
39      CONSTANT clk_halfp : time := 0.5 us; -- for Fclk=1MHz
40
41  -- Begin Architecture
42  BEGIN
43      -----
44      -- Instantiation DUT (Device under Test)
45      -----
46      dut: simple_dff_circ
47          PORT MAP(
48              clock      => t_clock,
49              reset_n    => t_reset_n,
50              data_i     => t_data_i,
51              hold_i     => t_hold_i,
52              buff_o     => t_buff_o );
53
54      -----
55      -- Clock Generation Process (with wait)
56      -----
57      clock_gen: PROCESS
58      BEGIN
59          t_clock <= '0';
60          wait for clk_halfp;
61          t_clock <= '1';
62          wait for clk_halfp;
63      END PROCESS clock_gen;
64
65      -----
66      -- Stimuli and Check Process (with wait & assert)
67      -----
68      stimuli: PROCESS
69      BEGIN
70          -- initialize all inputs and
71          -- activate reset_n to initialize the DUT

```

```

72     t_reset_n    <= '0';
73     t_data_i     <= '1';
74     t_hold_i     <= '0';
75     wait for     10*clk_halfp;
76
77     -- release reset_n and wait for 2 clock-periods
78     wait until   t_clock = '0';
79     t_reset_n    <= '1';
80     wait for     2*clk_halfp;
81
82     -- since hold was not active, after clock rising edge
83     -- check that buff_o = data_i
84     wait until   t_clock = '0';
85     assert       (t_buff_o = t_data_i) report "TEST_1: buff_o not equal data_i"
86     severity     error ;
87     wait for     2*clk_halfp;
88
89     -- change data_i and check that buff_o follows
90     wait until   t_clock = '0';
91     t_data_i     <= '0';
92     wait for     2*clk_halfp;
93     assert       (t_buff_o = t_data_i) report "TEST_2: buff_o not equal data_i"
94     severity     error ;
95
96     -- now set hold and check that buff_o do not follow data_i changes
97     wait until   t_clock = '0';
98     t_hold_i     <= '1';
99     t_data_i     <= '1';
100    wait for     2*clk_halfp;
101    assert       (t_buff_o /= t_data_i) report "TEST_3: buff_o equal data_i"
102    severity     error ;
103
104    -- stop simulation
105    wait for     10*clk_halfp;
106    assert       false report "Test programm beendet" severity failure ;
107    END PROCESS stimuli;
108
109    -- End Architecture
110    END struct;
111
112
113
114
115
116

```