

```

1  -----
2  -- Block code:  fsm_example.vhd
3  -- History:    23.Nov.2017 - 1st version (dgtm)
4  --              <date> - <changes>  (<author>)
5  -- Function:  fsm_example using enumerated type declaration.
6  -----
7
8  LIBRARY ieee;
9  USE ieee.std_logic_1164.all;
10
11 ENTITY fsm_example IS
12     PORT (
13         clk,reset :    IN std_logic;
14         d, n :        IN std_logic;
15         z :          OUT std_logic
16     );
17 END fsm_example;
18
19
20 ARCHITECTURE rtl OF fsm_example IS
21     TYPE t_state IS (s_e1, s_e2, s_e3);    -- declaration of new datatype
22     SIGNAL s_state, s_nextstate : t_state; -- 2 signals of the new datatype
23
24 BEGIN
25
26     -----
27     -- PROCESS FOR COMB-INPUT LOGIC
28     -----
29     fsm_drive : PROCESS (s_state, d, n)
30     BEGIN
31         -- Default Statement
32         s_nextstate <= s_state;
33
34         CASE s_state IS
35             WHEN s_e1 =>
36                 IF (d = '1') THEN
37                     s_nextstate <= s_e3;
38                 ELSIF (n = '1') THEN
39                     s_nextstate <= s_e2;
40                 END IF;
41             WHEN s_e2 =>
42                 IF (d = '1') THEN
43                     s_nextstate <= s_e1;
44                 ELSIF (n = '1') THEN
45                     s_nextstate <= s_e3;
46                 END IF;
47             WHEN s_e3 =>
48                 IF (d = '1') THEN
49                     s_nextstate <= s_e2;
50                 ELSIF (n = '1') THEN
51                     s_nextstate <= s_e1;
52                 END IF;
53             WHEN OTHERS =>
54                 s_nextstate <= s_e1;
55         END CASE;
56     END PROCESS fsm_drive;
57
58
59     -----
60     -- PROCESS FOR COMB-INPUT LOGIC
61     -----
62     fsm_output : PROCESS (s_state, d, n)
63     BEGIN
64
65         CASE s_state IS
66             WHEN s_e2 | s_e3 => z <= '1';
67             WHEN OTHERS =>      z <= '0';
68         END CASE;
69     END PROCESS fsm_output;
70
71

```

```
72 -----
73 -- PROCESS FOR REGISTERS
74 -----
75 PROCESS (clk, reset)
76 BEGIN
77     IF (reset = '1') THEN
78         s_state <= s_el;
79     ELSIF rising_edge(clk) THEN
80         s_state <= s_nextstate;
81     END IF;
82 END PROCESS;
83
84 END rtl;
85
```