```
_____
2 EA999 / SW-3
3
    SEQUENCE OF EXAMPLES
    _____
5
6
   1) SIMPLE_DFF_CIRC.VHD
7
        - recall from week-1 to use in testbench example
8
9
10
   2) TESTBENCH_SIMPLE_DFF_CIRC.VHD
11
        Example for testbench. Check for new elements:
        - COMPONENT DECLARATION (needed for hierarchical VHDL)
12
13
        - INSTATIATION
                                  (needed for hierarchical VHDL)
14
        - CLOCK_GEN PROCESS
                                  (typical for testbench)
15
        - STIMULI PROCESS
                                  (typical for testbench)
16
        - WAIT-FOR/-UNTIL STATEMENT (non synthesisable VHDL)
17
        - ASSERT/REPORT/SEVERITY (non synthesisable VHDL)
18
19
       Vocabulary:
20
        - DUT: device under test
21
        - Behavioural VHDL : non synthesisable code
22
23
        - Q: draw corresponding timing diagram
24
25
26
27 3) COMPILE.DO
28
        Script to start the ModelSim simulation. Attention:
29
        - relative paths to source files
30
        - vsim command calls testbench entity name
31
        - requires waveform file wave*.do
32
33
34
    4) TESTBENCH_UART_RX_ONLY_TOP.VHD
35
36
        Check for new elements:
37
        - Syntax for internal probes (TB has access to signals within hierarchy)
38
                             (non synthesisable VHDL)
        - REPORT STATEMENT
39
        - FOR/LOOP STATEMENT
40
41
```

```
_____
2
    -- Block code: simple dff circ.vhd
                04.Feb.2014 - 1st version (dqtm)
3
    -- History:
    -- Function: simple 1-DFF circuit for VHDL introduction
4
5
6
7
    -- Library & Use Statements
8
    LIBRARY ieee;
    USE ieee.std_logic_1164.all;
9
10
11
12
    -- Entity Declaration
13
   ENTITY simple_dff_circ IS
14
       PORT (
15
           clock : in std_logic;
16
           reset_n : in std_logic;
17
           data_i : in std_logic;
           hold_i : in std_logic;
18
19
           buff_o : out std_logic
20
           );
21
   END simple_dff_circ;
22
23
24
    -- Architecture Declaration
25
    ARCHITECTURE rtl OF simple_dff_circ IS
2.6
27
       -- Signals & Constants Declaration
       SIGNAL buff, next_buff : std_logic ;
28
29
30
    -- Begin Architecture
31
    BEGIN
32
33
       -- Process for combinatorial logic
34
       ______
35
       comb_logic: PROCESS(ALL)
36
       BEGIN
37
       -- hold or update
38
           IF hold_i='1' THEN
39
              next_buff <= buff;</pre>
40
           ELSE
41
              next_buff <= data_i;</pre>
42
           END IF;
      END PROCESS comb_logic;
43
44
45
46
       ______
47
       -- Process for registers (flip-flops)
48
       ______
49
       flip_flops : PROCESS(clock, reset_n)
50
       BEGIN
           IF reset_n = '0' THEN
51
              buff <= '0';
52
           ELSIF RISING_EDGE(clock) THEN
53
54
              buff <= next_buff ;</pre>
           END IF;
55
56
       END PROCESS flip_flops;
57
58
       ______
59
       -- Concurrent Assignements
60
       -- e.g. Assign outputs from intermediate signals
61
        _____
62
       buff o <= buff;</pre>
63
    -- End Architecture
64
65
   END rtl;
66
```

```
_____
    -- Testbench code: testbench simple dff circ.vhd
2.
3
    -- History: 04.Feb.2014 - 1st version (dqtm)
4
    -- Function:
                       testbench example for simple_dff_circ
5
6
7
    -- Library & Use Statements
8
    LIBRARY ieee;
9
    USE ieee.std_logic_1164.all;
10
11
12
    -- Entity Declaration
13
    ENTITY testbench_simple_dff_circ IS
14
15
    END testbench_simple_dff_circ;
16
17
    -- Architecture Declaration
18
19
   ARCHITECTURE struct OF testbench_simple_dff_circ IS
2.0
21
        -- Component Declaration
        COMPONENT simple_dff_circ
22
23
        PORT (
24
            clock : in std_logic;
25
            reset_n : in std_logic;
            data i : in std logic;
26
            hold_i : in std_logic;
27
28
            buff_o : out std_logic
29
            );
30
        END COMPONENT simple_dff_circ;
31
32
        -- Signals & Constants Declaration
        SIGNAL t_clock : std_logic;
SIGNAL t_reset_n : std_logic;
33
34
        SIGNAL t_data_i : std_logic;
SIGNAL t_hold_i : std_logic;
SIGNAL t_buff_o : std_logic;
35
36
37
38
39
        CONSTANT clk_halfp : time := 0.5 us; -- for Fclk=1MHz
40
41
    -- Begin Architecture
42
    BEGIN
43
        ______
        -- Instantiation DUT (Device under Test)
44
45
        ______
46
        dut: simple_dff_circ
47
            PORT MAP (
48
                clock
                      => t_clock,
49
                reset_n => t_reset_n,
50
                data_i => t_data_i,
                hold_i => t_hold_i,
51
52
                buff_o => t_buff_o );
53
54
55
        -- Clock Generation Process (with wait)
56
        57
        clock_gen: PROCESS
58
        BEGIN
59
            t_clock <= '0';
60
            wait for clk_halfp;
            t_clock <= '1';
61
62
            wait for clk halfp;
63
        END PROCESS clock_gen;
64
65
66
        -- Stimuli and Check Process (with wait & assert)
67
68
        stimuli: PROCESS
69
        BEGIN
70
            -- initialize all inputs and
71
            -- activate reset_n to initialize the DUT
```

```
72
              t reset n <= '0';
 73
              t data i
                        <= '1';
 74
                         <= '0';
              t hold i
 75
                         10*clk_halfp;
              wait for
 76
 77
              -- release reset_n and wait for 2 clock-periods
 78
              wait until t_clock = '0';
 79
              t_reset_n <= '1';
                         2*clk_halfp;
 80
              wait for
 81
 82
              -- since hold was not active, after clock rising edege
 83
              -- check that buff_o = data_i
 84
              wait until t_clock = '0';
 85
              assert
                         (t_buff_o = t_data_i) report "TEST_1: buff_o not equal data_i"
              severity error ;
 86
              wait for
                         2*clk_halfp;
 87
 88
             -- change data_i and check that buff_o follows
 89
             wait until t_clock = '0';
 90
                         <= '0';
              t_data_i
 91
              wait for
                          2*clk_halfp;
                          (t_buff_o = t_data_i) report "TEST_2: buff_o not equal data_i"
 92
              assert
              severity error ;
 93
 94
             -- now set hold and check that buff_o do not follow data_i changes
 95
             wait until t clock = '0';
              t_hold_i
 96
                         <= '1';
 97
                         <= '1';
              t_data_i
 98
              wait for
                          2*clk_halfp;
 99
              assert
                          (t_buff_o /= t_data_i) report "TEST_3: buff_o equal data_i"
              severity error ;
100
              -- stop simulation
101
102
              wait for
                         10*clk_halfp;
103
                          false report "Test programm beendet" severity failure ;
              assert
          END PROCESS stimuli;
104
105
106
107
       -- End Architecture
108
     END struct;
109
110
111
112
113
114
115
```

```
# create work library
    vlib work
 2
 3
 4
    # compile project files
 5
     \verb|vcom -2008 -explicit -work work ../../source/testbench_simple_dff\_circ.vhd|\\
     vcom -2008 -explicit -work work ../../source/simple_dff_circ.vhd
 6
 7
8
9
     # run the simulation
10
     vsim -novopt -t 1ns -lib work work.testbench_simple_dff_circ
11
    do ../scripts/wave.do
run 30.0 us
12
13
14
```

```
_____
     -- Block code: testbench uart rx only top.vhd
 3
    -- History: 13.Mar.2018 - 1st version (dqtm)
 4
                       <date> - <changes> (<author>)
 5
    -- Function: Testbench for uart_rx_only_top in EA999 - Lab2
 6
 7
     ______
 8
     -- Library & Use Statements
 9
10
     LIBRARY ieee;
11
     use ieee.std_logic_1164.all;
12
13
     -- Entity Declaration
14
    ENTITY testbench_uart_rx_only_top IS
15
16
    END testbench_uart_rx_only_top ;
17
18
19
    -- Architecture Declaration
2.0
   ARCHITECTURE struct OF testbench_uart_rx_only_top IS
21
22
        -- Components Declaration
23 COMPONENT uart_rx_only_top
24
       PORT
25
        (
             CLOCK 50: IN STD LOGIC;
26
27
             GPIO 1 1: IN STD LOGIC;
             KEY_N_0 : IN STD_LOGIC;
28
             HEXO_N : OUT STD_LOGIC_VECTOR(6 DOWNTO 0);
29
            HEX1_N: OUT STD_LOGIC_VECTOR(6 DOWNTO 0);
LEDR_0: OUT STD_LOGIC
30
31
32
         ) ;
   END COMPONENT;
33
34
35
36
         -- Signals & Constants Declaration
37
         -- Inputs
        SIGNAL tb_clock
SIGNAL tb_reset_n : std_logic;
38
39
40
        SIGNAL tb_serdata : std_logic;
41
        -- Outputs
      SIGNAL tb_ledr
SIGNAL tb_hex_0
SIGNAL tb_hex_1
std_logic_vector(6 downto 0);
std_logic_vector(6 downto 0);
42
43
44
45
                                                        -- Half-Period of Clock 50MHz
46
        CONSTANT clk_50M_halfp : time := 10 ns;
        CONSTANT baud_31k250_per : time := 32 us;
                                                        -- One-Period of Baud Rate
47
        31.25KHz
48
49
        SIGNAL tb_reg0_hi : std_logic_vector(3 downto 0); -- to check DUT-internal
         signal
50
         SIGNAL tb_reg0_lo : std_logic_vector(3 downto 0);
51
         SIGNAL tb_test_vector : std_logic_vector(9 downto 0); --
52
         (stop-bit)+(data-byte)+(start-bit) to shift in serial_in
53
54
   BEGIN
55
      -- Instantiations
56
      DUT: uart_rx_only_top
57
      PORT MAP (
       CLOCK_50 => tb_clock,

GPIO_1_1 => tb_serdata,

KEY_N_0 => tb_reset_n,

HEX0_N => tb_hex_0,

HEX1_N => tb_hex_1
58
59
60
61
62
       HEX1_N
                   => tb_hex_1 ,
       LEDR_0
63
                    => tb_ledr
64
           );
65
     -- Clock Generation Process
66
       generate_clock: PROCESS
67
68
        BEGIN
```

```
69
             tb clock <= '1';
 70
             wait for clk 50M halfp;
             tb_clock <= '0';
 71
 72
             wait for clk_50M_halfp;
 73
         END PROCESS generate_clock;
 74
 75
 76
          _____
 77
          -- VHDL-2008 Syntax allowing to bind
 78
          -- internal signals to a debug signal in the testbench
 79
          ______
 80
          tb_reg0_hi <= <<signal DUT.hexa_hi : std_logic_vector(3 downto 0) >>;
 81
          tb_reg0_lo <= <<signal DUT.hexa_lo : std_logic_vector(3 downto 0) >>;
 82
 83
 84
       -- Stimuli Process
 85
         stimuli: PROCESS
         BEGIN
 86
             -- STEP 0
 87
             report "Initialise: define constants and pulse reset on/off";
 88
 89
             tb_serdata <= '1';
 90
             tb_test_vector <= B"1_0001_0010_0"; -- (stop-bit)+(data-byte)+(start-bit)</pre>
 91
              _____
 92
             tb_reset_n <= '0';
 93
             wait for 20 * clk_50M_halfp;
 94
             tb reset n <= '1';
             wait for 100 us; -- introduce pause to check HW-bug after reset release
 95
 96
 97
             -- STEP 1
 98
             report "Send (start-bit)+(data-byte)+(stop-bit) with baud rate 31250 (async
             from clk50M)";
 99
             wait for 200 * clk_50M_halfp;
100
101
             -- shift-direction is LSB first
102
             -- START-BIT
103
             -- BIT-0 (LSB-first of lower nibbl
104
             -- BIT-1
105
             -- ...
             -- BIT-7
106
             -- STOP-BIT
107
             -- SERDATA BACK TO INACTIVE
108
109
             for I in 0 to 9 loop
110
                 tb_serdata <= tb_test_vector(I);</pre>
111
                 wait for baud_31k250_per;
112
             end loop;
113
114
             -- STEP 2
115
             report "Wait few clock_50M periods and check parallel output";
116
             wait for 20 * clk_50M_halfp;
117
             assert (tb_reg0_hi = x"1") report "Reg_0 Lower Nibble Wrong" severity note;
             assert (tb_reg0_lo = x"2") report "Reg_0 Lower Nibble Wrong" severity note;
118
119
             wait for 20 * clk_50M_halfp;
120
121
              -- stop simulation
122
             assert false report "All tests passed!" severity failure;
123
124
         END PROCESS stimuli;
125
126
          -- Comments:
127
          -- remember to re-save wave.do after setting radix and time ranges
128
          -- use >wave>format>togqle leaf names to display shorter names
129
          -- remark syntax with aux debug signal to track in TB internal DUT signals
130
131
    END struct;
132
```