```
_____
    -- Testbench code: testbench simple dff circ.vhd
2.
3
    -- History: 04.Feb.2014 - 1st version (dqtm)
4
    -- Function:
                       testbench example for simple_dff_circ
5
6
7
    -- Library & Use Statements
8
    LIBRARY ieee;
9
    USE ieee.std_logic_1164.all;
10
11
12
    -- Entity Declaration
13
    ENTITY testbench_simple_dff_circ IS
14
15
    END testbench_simple_dff_circ;
16
17
    -- Architecture Declaration
18
19
   ARCHITECTURE struct OF testbench_simple_dff_circ IS
2.0
21
        -- Component Declaration
        COMPONENT simple_dff_circ
22
23
        PORT (
24
            clock : in std_logic;
25
            reset_n : in std_logic;
            data i : in std logic;
26
            hold_i : in std_logic;
27
28
            buff_o : out std_logic
29
            );
30
        END COMPONENT simple_dff_circ;
31
32
        -- Signals & Constants Declaration
        SIGNAL t_clock : std_logic;
SIGNAL t_reset_n : std_logic;
33
34
        SIGNAL t_data_i : std_logic;
SIGNAL t_hold_i : std_logic;
SIGNAL t_buff_o : std_logic;
35
36
37
38
39
        CONSTANT clk_halfp : time := 0.5 us; -- for Fclk=1MHz
40
41
    -- Begin Architecture
42
    BEGIN
43
        ______
        -- Instantiation DUT (Device under Test)
44
45
        ______
46
        dut: simple_dff_circ
47
            PORT MAP (
48
                clock
                      => t_clock,
49
                reset_n => t_reset_n,
50
                data_i => t_data_i,
                hold_i => t_hold_i,
51
52
                buff_o => t_buff_o );
53
54
55
        -- Clock Generation Process (with wait)
56
        57
        clock_gen: PROCESS
58
        BEGIN
59
            t_clock <= '0';
60
            wait for clk_halfp;
            t_clock <= '1';
61
62
            wait for clk halfp;
63
        END PROCESS clock_gen;
64
65
66
        -- Stimuli and Check Process (with wait & assert)
67
68
        stimuli: PROCESS
69
        BEGIN
70
            -- initialize all inputs and
71
            -- activate reset_n to initialize the DUT
```

```
72
              t reset n <= '0';
 73
              t data i
                        <= '1';
 74
              t hold i
                         <= '0';
 75
                         10*clk_halfp;
              wait for
 76
 77
              -- release reset_n and wait for 2 clock-periods
 78
              wait until t_clock = '0';
 79
              t_reset_n <= '1';
                         2*clk_halfp;
 80
              wait for
 81
 82
              -- since hold was not active, after clock rising edege
 83
              -- check that buff_o = data_i
 84
              wait until t_clock = '0';
 85
              assert
                         (t_buff_o = t_data_i) report "TEST_1: buff_o not equal data_i"
              severity error ;
 86
              wait for
                         2*clk_halfp;
 87
 88
             -- change data_i and check that buff_o follows
 89
             wait until t_clock = '0';
 90
                         <= '0';
              t_data_i
 91
              wait for
                          2*clk_halfp;
                          (t_buff_o = t_data_i) report "TEST_2: buff_o not equal data_i"
 92
              assert
              severity error ;
 93
 94
             -- now set hold and check that buff_o do not follow data_i changes
 95
             wait until t clock = '0';
              t_hold_i
 96
                         <= '1';
 97
                         <= '1';
              t_data_i
 98
              wait for
                          2*clk_halfp;
 99
              assert
                          (t_buff_o /= t_data_i) report "TEST_3: buff_o equal data_i"
              severity error ;
100
              -- stop simulation
101
102
              wait for
                         10*clk_halfp;
103
                          false report "Test programm beendet" severity failure ;
              assert
          END PROCESS stimuli;
104
105
106
107
       -- End Architecture
108
     END struct;
109
110
111
112
113
114
115
```

116