

```

1  -----
2  -- Block code:  hex2sevseg_w_control.vhd
3  -- History:      24.Sep.2013 - 1st version for lab5 (dgtm)
4  --              24.Sep.2013 - add ctrl inputs, lab6 (dgtm)
5  -- Function: Hexa to seven-seg converter
6  --              plain functionality plus control inputs
7  --              implemented with comb logic inside process
8  -----
9
10 -- Library & Use Statements
11 LIBRARY ieee;
12 use ieee.std_logic_1164.all;
13
14 -- Entity Declaration
15 ENTITY hex2sevseg_w_control IS
16     PORT(
17         blank_n_i:          IN  std_logic;
18         lamp_test_n_i:      IN  std_logic;
19         ripple_blank_n_i:    IN  std_logic;
20         hexa_i:             IN  std_logic_vector(3 downto 0);
21         ripple_blank_n_o:    OUT std_logic;
22         seg_o:              OUT std_logic_vector(6 downto 0)); -- Sequence is
        "gfredcba" (MSB is seg_g)
23 END hex2sevseg_w_control ;
24
25
26 -- Architecture Declaration
27 ARCHITECTURE rtl OF hex2sevseg_w_control IS
28
29     -- Signals & Constants Declaration
30     CONSTANT display_0      : std_logic_vector(6 downto 0) := "0111111";
31     CONSTANT display_1      : std_logic_vector(6 downto 0) := "0000110";
32     CONSTANT display_2      : std_logic_vector(6 downto 0) := "1011011";
33     CONSTANT display_3      : std_logic_vector(6 downto 0) := "1001111";
34     CONSTANT display_4      : std_logic_vector(6 downto 0) := "1100110";
35     CONSTANT display_5      : std_logic_vector(6 downto 0) := "1101101";
36     CONSTANT display_6      : std_logic_vector(6 downto 0) := "1111101";
37     CONSTANT display_7      : std_logic_vector(6 downto 0) := "0000111";
38     CONSTANT display_8      : std_logic_vector(6 downto 0) := "1111111";
39     CONSTANT display_9      : std_logic_vector(6 downto 0) := "1101111";
40     CONSTANT display_A      : std_logic_vector(6 downto 0) := "1110111";
41     CONSTANT display_B      : std_logic_vector(6 downto 0) := "1111100";
42     CONSTANT display_C      : std_logic_vector(6 downto 0) := "0111001";
43     CONSTANT display_D      : std_logic_vector(6 downto 0) := "1011110";
44     CONSTANT display_E      : std_logic_vector(6 downto 0) := "1111001";
45     CONSTANT display_F      : std_logic_vector(6 downto 0) := "1110001";
46     CONSTANT display_blank  : std_logic_vector(6 downto 0) := (others => '0');
47
48
49 -- Begin Architecture
50 BEGIN
51
52     -----
53     -- Process for combinatorial logic
54     -----
55     sevseg_comb: PROCESS (ALL)
56     BEGIN
57         -- Default statement for ripple_blank output= inactive
58         ripple_blank_n_o <= '1';
59
60         -- Control Inputs from high to low priority:
61         --          blank; lamp_test; ripple_blank
62         -----
63         IF (blank_n_i='0') THEN
64             seg_o <= NOT(display_blank);
65
66         ELSIF (lamp_test_n_i = '0') THEN
67             seg_o <= NOT(display_8);
68
69         ELSE
70             -- Hexa input values 1-F not affected by ripple_blank

```

```

71      -- For hexa input x0, check status of ripple_blank ctrl
72      CASE hexa_i IS
73          WHEN x"0" =>
74              IF (ripple_blank_n_i = '0') THEN
75                  seg_o <= NOT(display_blank);
76                  ripple_blank_n_o <= '0';
77              ELSE
78                  seg_o <= NOT(display_0);
79              END IF;
80
81          WHEN x"1" => seg_o <= NOT(display_1);
82          WHEN x"2" => seg_o <= NOT(display_2);
83          WHEN x"3" => seg_o <= NOT(display_3);
84          WHEN x"4" => seg_o <= NOT(display_4);
85          WHEN x"5" => seg_o <= NOT(display_5);
86          WHEN x"6" => seg_o <= NOT(display_6);
87          WHEN x"7" => seg_o <= NOT(display_7);
88          WHEN x"8" => seg_o <= NOT(display_8);
89          WHEN x"9" => seg_o <= NOT(display_9);
90          WHEN x"A" => seg_o <= NOT(display_A);
91          WHEN x"B" => seg_o <= NOT(display_B);
92          WHEN x"C" => seg_o <= NOT(display_C);
93          WHEN x"D" => seg_o <= NOT(display_D);
94          WHEN x"E" => seg_o <= NOT(display_E);
95          WHEN x"F" => seg_o <= NOT(display_F);
96          WHEN OTHERS => seg_o <= NOT(display_blank);
97      END CASE;
98  END IF;
99  END PROCESS sevseg_comb;
100
101  -- End Architecture
102  END rtl;
103
104

```