```
_____
2
    -- Block code: simple dff circ.vhd
                04.Feb.2014 - 1st version (dqtm)
3
    -- History:
    -- Function: simple 1-DFF circuit for VHDL introduction
4
5
6
7
    -- Library & Use Statements
8
    LIBRARY ieee;
    USE ieee.std_logic_1164.all;
9
10
11
12
    -- Entity Declaration
13
   ENTITY simple_dff_circ IS
14
       PORT (
15
           clock : in std_logic;
16
           reset_n : in std_logic;
17
           data_i : in std_logic;
           hold_i : in std_logic;
18
19
           buff_o : out std_logic
20
           );
21
   END simple_dff_circ;
22
23
24
    -- Architecture Declaration
25
    ARCHITECTURE rtl OF simple_dff_circ IS
2.6
27
       -- Signals & Constants Declaration
       SIGNAL buff, next_buff : std_logic ;
28
29
30
    -- Begin Architecture
31
    BEGIN
32
33
       -- Process for combinatorial logic
34
       ______
35
       comb_logic: PROCESS(ALL)
36
       BEGIN
37
       -- hold or update
38
           IF hold_i='1' THEN
39
              next_buff <= buff;</pre>
40
           ELSE
41
              next_buff <= data_i;</pre>
42
           END IF;
      END PROCESS comb_logic;
43
44
45
46
       ______
47
       -- Process for registers (flip-flops)
48
       ______
49
       flip_flops : PROCESS(clock, reset_n)
50
       BEGIN
           IF reset_n = '0' THEN
51
              buff <= '0';
52
           ELSIF RISING_EDGE(clock) THEN
53
54
              buff <= next_buff ;</pre>
           END IF;
55
56
       END PROCESS flip_flops;
57
58
       ______
59
       -- Concurrent Assignements
60
       -- e.g. Assign outputs from intermediate signals
61
        _____
62
       buff o <= buff;</pre>
63
    -- End Architecture
64
65
   END rtl;
66
```