

```

1  -----
2  -- Block code:  sync_n_edgeDetector.vhd
3  -- History:    15.Nov.2017 - 1st version (dqtm)
4  --             15.Jan.2018 - adapt reset value for usage in mini-project (dqtm)
5  --             01.Mar.2018 - rename in English (dqtm)
6  --             <date> - <changes> (<author>)
7  -- Function:   edge detector with rise & fall outputs.
8  --             Declaring FFs as a shift-register.
9  -----
10
11  LIBRARY ieee;
12  USE ieee.std_logic_1164.all;
13
14  ENTITY sync_n_edgeDetector IS
15      PORT( data_in      : IN      std_logic;
16            clock        : IN      std_logic;
17            reset_n      : IN      std_logic;
18            data_sync    : OUT     std_logic;
19            rise         : OUT     std_logic;
20            fall         : OUT     std_logic
21          );
22  END sync_n_edgeDetector;
23
24
25  ARCHITECTURE rtl OF sync_n_edgeDetector IS
26      -- Signals & Constants Declaration
27      SIGNAL shiftreg, next_shiftreg: std_logic_vector(2 downto 0);
28
29  BEGIN
30      -----
31      -- Process for combinatorial logic
32      -- OBs.: small logic, could be outside process,
33      --       but doing inside for didactical purposes!
34      -----
35      comb_proc : PROCESS(data_in, shiftreg)
36      BEGIN
37          next_shiftreg <= data_in & shiftreg(2 downto 1) ; -- shift direction
38                      towards LSB
39      END PROCESS comb_proc;
40
41      -----
42      -- Process for registers (flip-flops)
43      -----
44      reg_proc : PROCESS(clock, reset_n)
45      BEGIN
46          IF reset_n = '0' THEN
47              shiftreg <= (OTHERS => '1');
48          ELSIF (rising_edge(clock)) THEN
49              shiftreg <= next_shiftreg;
50          END IF;
51      END PROCESS reg_proc;
52
53      -----
54      -- Concurrent Assignments
55      -- OBs.: no logic after the 1st-FF (shiftreg(2)) because it was added for sync
56      --       purposes
57      -----
58      rise         <=      shiftreg(1)  AND NOT(shiftreg(0));
59      fall         <= NOT(shiftreg(1)) AND      shiftreg(0);
60      data_sync    <=      shiftreg(1) ; -- take serial_in at same period as
61      fall/rise pulse

```