

```

1  =====
2  EA999 / SW-2
3  SEQUENCE OF EXAMPLES
4  =====
5
6  1) COUNT_DOWN.VHD
7      - warmup from week-1
8      - counter with control inputs & parameters (via generic)
9      - Q: which other value, would you also declare as generic?
10
11
12  2) ALARM_LEVEL_DISPLAY_WO_DEFAULT.VHD
13      - priority in combinational processes
14      - Q: what would you improve/change in this code?
15
16
17  3) ALARM_LEVEL_DISPLAY.VHD
18      - default statements inside processes
19      (possible with sequential statements)
20      - identify most common assignments
21      - Q: what happens with missing default
22      (or incomplete assignment in comb-logic)
23
24
25  3) HEX2SEVSEG_W_CONTROL.VHD
26      - comb logic with nested IF/THEN & CASE/WHEN
27      - Q: draw & fill out truth table
28      - Q: how could change block to use only once NOT()
29
30
31  4) SHIFTRREG_P2S.VHD
32      - example of shiftregister circuit
33      - Comment: applications of shiftregisters
34      - Exercise: pseudo-random-register (PRG)
35      - Q: implement PRG with sequence length of  $(2^4)-1$ 
36      - Q: implement PRG with sequence length of  $(2^{128})-1$ 
37      - Q: how would you initialise your PRG?
38
39
40  5) SYNC_N_EDGEDETECTOR.VHD
41      - why synchronise external inputs /or/ inputs different clock domains
42      - avoid metastability
43      - Q: Draw the RTL-diagram (RTL analysis) / timing diagram =>as homework
44
45
46  6) FSM_EXAMPLE.VHD
47      - example for enumerated datatype declaration
48      and fsm implementation syntax with CASE/WHEN
49      - Q: draw bubble diagram
50
51
52  7) FSM_EXERCISE.VHD
53      - example of 2 RTL structures in a single file
54      - Q: draw bubble- and RTL-diagram
55      - Q: understand functioning.
56      For example, what is max interval between take_1 and take_2 to be
57      able to achieve state count_down?
58
59

```

```

1  -----
2  -- Block code:  count_down.vhd
3  -- History:    12.Nov.2013 - 1st version (dgtm)
4  --            <date> - <changes>  (<author>)
5  -- Function:  down-counter, with start input and count output.
6  --            The input start should be a pulse which causes the
7  --            counter to load its max-value. When start is off,
8  --            the counter decrements by one every clock cycle till
9  --            count_o equals 0. Once the count_o reaches 0, the counter
10 --            freezes and wait till next start pulse.
11 --            Can be used as enable for other blocks where need to
12 --            count number of iterations.
13  -----
14
15
16  -- Library & Use Statements
17  -----
18  LIBRARY ieee;
19  USE ieee.std_logic_1164.all;
20  USE ieee.numeric_std.all;
21
22
23  -- Entity Declaration
24  -----
25  ENTITY count_down IS
26  GENERIC (width : positive := 4);
27  PORT( clk,reset_n      : IN      std_logic;
28        start_i          : IN      std_logic;
29        count_o          : OUT     std_logic_vector(width-1 downto 0)
30        );
31  END count_down;
32
33
34  -- Architecture Declaration
35  -----
36  ARCHITECTURE rtl OF count_down IS
37  -- Signals & Constants Declaration
38  -----
39  CONSTANT  max_val:          unsigned(width-1 downto 0) := to_unsigned(4,width);
40  -- convert integer value 4 to unsigned with 4bits
41  SIGNAL    count, next_count: unsigned(width-1 downto 0);
42
43  -- Begin Architecture
44  -----
45  BEGIN
46
47
48  -----
49  -- PROCESS FOR COMBINATORIAL LOGIC
50  -----
51  comb_logic: PROCESS(start_i,count)
52  BEGIN
53      -- load
54      IF (start_i = '1') THEN
55          next_count <= max_val;
56
57      -- decrement
58      ELSIF (count > 0) THEN
59          next_count <= count - 1 ;
60
61      -- freezes
62      ELSE
63          next_count <= count;
64      END IF;
65
66  END PROCESS comb_logic;
67
68
69
70

```

```

71  -----
72  -- PROCESS FOR REGISTERS
73  -----
74  flip_flops : PROCESS(clk, reset_n)
75  BEGIN
76      IF reset_n = '0' THEN
77          count <= to_unsigned(0,width); -- convert integer value 0 to unsigned with
78              4bits
79      ELSIF rising_edge(clk) THEN
80          count <= next_count ;
81      END IF;
82  END PROCESS flip_flops;
83
84  -----
85  -- CONCURRENT ASSIGNMENTS
86  -----
87  -- convert count from unsigned to std_logic (output data-type)
88  count_o <= std_logic_vector(count);
89
90
91  -- End Architecture
92  -----
93  END rtl;
94
95

```

```

1  -----
2  -- Block code:  alarm_level_display_wo_default.vhd
3  -- History:    30.Sep.2011 - example for introduction to comb logic
4  --             05.Okt.2013 - also check example with default statements!! (dgtm)
5  -- Function:   Decodes the output for a alarm level display.
6  --             Only comb logic. Example of logic with priority.
7  -----
8
9  -- Library & Use Statements
10 LIBRARY ieee;
11 use ieee.std_logic_1164.all;
12
13 -- Entity Declaration
14 ENTITY alarm_level_display_wo_default IS
15     PORT(
16         alarm_prio1      : IN      std_logic;
17         alarm_prio2      : IN      std_logic;
18         alarm_prio3      : IN      std_logic;
19         display_red       : OUT     std_logic;
20         display_orange    : OUT     std_logic;
21         display_yellow    : OUT     std_logic;
22         display_green     : OUT     std_logic
23     );
24 END alarm_level_display_wo_default ;
25
26 -- Architecture Declaration
27 ARCHITECTURE rtl OF alarm_level_display_wo_default IS
28
29 -- Begin Architecture
30 BEGIN
31
32     -----
33     -- Process for combinational logic
34     -----
35     comb_alarm: PROCESS(alarm_prio1,alarm_prio2,alarm_prio3)
36     BEGIN
37         IF (alarm_prio1 = '1') THEN
38             display_red      <= '1';
39             display_orange    <= '0';
40             display_yellow    <= '0';
41             display_green     <= '0';
42
43         ELSIF(alarm_prio2 = '1') THEN
44             display_red      <= '0';
45             display_orange    <= '1';
46             display_yellow    <= '0';
47             display_green     <= '0';
48
49         ELSIF(alarm_prio3 = '1') THEN
50             display_red      <= '0';
51             display_orange    <= '0';
52             display_yellow    <= '1';
53             display_green     <= '0';
54
55         ELSE
56             display_red      <= '0';
57             display_orange    <= '0';
58             display_yellow    <= '0';
59             display_green     <= '1';
60         END IF;
61     END PROCESS comb_alarm;
62
63 END rtl;
64
65

```

```

1  -----
2  -- Block code:  alarm_level_display.vhd
3  -- History:    30.Sep.2011 - example for introduction to comb logic
4  --            05.Okt.2013 - added default statements (dgtm)
5  -- Function:   Decodes the output for a alarm level display.
6  --            Only comb logic. Example of logic with priority.
7  -----
8
9  -- Library & Use Statements
10 LIBRARY ieee;
11 USE ieee.std_logic_1164.all;
12
13 -- Entity Declaration
14 ENTITY alarm_level_display IS
15     PORT(
16         alarm_prio1      : IN      std_logic;
17         alarm_prio2      : IN      std_logic;
18         alarm_prio3      : IN      std_logic;
19         display_red       : OUT     std_logic;
20         display_orange    : OUT     std_logic;
21         display_yellow    : OUT     std_logic;
22         display_green     : OUT     std_logic
23     );
24 END alarm_level_display ;
25
26 -- Architecture Declaration
27 ARCHITECTURE rtl OF alarm_level_display IS
28
29 -- Begin Architecture
30 BEGIN
31     -----
32     -- Process for combinational logic
33     -----
34     -- OBS.: The implementation with Default Statements is only
35     --         possible within a process (sequential statements)
36     -----
37     comb_alarm: PROCESS(alarm_prio1,alarm_prio2,alarm_prio3)
38     BEGIN
39         -- Default Statements
40         display_red      <= '0';
41         display_orange    <= '0';
42         display_yellow    <= '0';
43         display_green     <= '0';
44         --Check inputs
45         IF (alarm_prio1 = '1') THEN
46             display_red      <= '1';
47
48         ELSIF(alarm_prio2 = '1') THEN
49             display_orange    <= '1';
50
51         ELSIF(alarm_prio3 = '1') THEN
52             display_yellow    <= '1';
53
54         ELSE
55             display_green     <= '1';
56         END IF;
57     END PROCESS comb_alarm;
58
59 END rtl;
60
61 -----
62 -- Because there is only 1 statement after each then
63 -- you could also write the IF/ELSIF/THEN as
64 --
65 -- IF      (alarm_prio1 = '1') THEN  display_red      <= '1';
66 -- ELSIF   (alarm_prio2 = '1') THEN  display_orange    <= '1';
67 -- ELSIF   (alarm_prio3 = '1') THEN  display_yellow    <= '1';
68 -- ELSE
69 --     display_green     <= '1';
70 -- END IF;
71 -----

```

```

1  -----
2  -- Block code:  hex2sevseg_w_control.vhd
3  -- History:    24.Sep.2013 - 1st version for lab5 (dgtm)
4  --            24.Sep.2013 - add ctrl inputs,lab6 (dgtm)
5  -- Function:   Hexa to seven-seg converter
6  --            plain functionality plus control inputs
7  --            implemented with comb logic inside process
8  -----
9
10 -- Library & Use Statements
11 LIBRARY ieee;
12 use ieee.std_logic_1164.all;
13
14 -- Entity Declaration
15 ENTITY hex2sevseg_w_control IS
16     PORT(
17         blank_n_i:          IN  std_logic;
18         lamp_test_n_i:      IN  std_logic;
19         ripple_blank_n_i:   IN  std_logic;
20         hexa_i:             IN  std_logic_vector(3 downto 0);
21         ripple_blank_n_o:   OUT std_logic;
22         seg_o:              OUT std_logic_vector(6 downto 0)); -- Sequence is
23                             "gfedcba" (MSB is seg_g)
24 END hex2sevseg_w_control ;
25
26 -- Architecture Declaration
27 ARCHITECTURE rtl OF hex2sevseg_w_control IS
28
29     -- Signals & Constants Declaration
30     CONSTANT display_0      : std_logic_vector(6 downto 0) := "0111111";
31     CONSTANT display_1      : std_logic_vector(6 downto 0) := "0000110";
32     CONSTANT display_2      : std_logic_vector(6 downto 0) := "1011011";
33     CONSTANT display_3      : std_logic_vector(6 downto 0) := "1001111";
34     CONSTANT display_4      : std_logic_vector(6 downto 0) := "1100110";
35     CONSTANT display_5      : std_logic_vector(6 downto 0) := "1101101";
36     CONSTANT display_6      : std_logic_vector(6 downto 0) := "1111101";
37     CONSTANT display_7      : std_logic_vector(6 downto 0) := "0000111";
38     CONSTANT display_8      : std_logic_vector(6 downto 0) := "1111111";
39     CONSTANT display_9      : std_logic_vector(6 downto 0) := "1101111";
40     CONSTANT display_A      : std_logic_vector(6 downto 0) := "1110111";
41     CONSTANT display_B      : std_logic_vector(6 downto 0) := "1111100";
42     CONSTANT display_C      : std_logic_vector(6 downto 0) := "0111001";
43     CONSTANT display_D      : std_logic_vector(6 downto 0) := "1011110";
44     CONSTANT display_E      : std_logic_vector(6 downto 0) := "1111001";
45     CONSTANT display_F      : std_logic_vector(6 downto 0) := "1110001";
46     CONSTANT display_blank  : std_logic_vector(6 downto 0) := (others => '0');
47
48 -- Begin Architecture
49 BEGIN
50
51     -----
52     -- Process for combinatorial logic
53     -----
54
55     sevseg_comb: PROCESS (ALL)
56     BEGIN
57         -- Default statement for ripple_blank output= inactive
58         ripple_blank_n_o <= '1';
59
60         -- Control Inputs from high to low priority:
61         --         blank; lamp_test; ripple_blank
62         -----
63         IF (blank_n_i='0') THEN
64             seg_o <= NOT(display_blank);
65
66         ELSIF (lamp_test_n_i = '0') THEN
67             seg_o <= NOT(display_8);
68
69         ELSE
70             -- Hexa input values 1-F not affected by ripple_blank

```

```

71      -- For hexa input x0, check status of ripple_blank ctrl
72      CASE hexa_i IS
73          WHEN x"0" =>
74              IF (ripple_blank_n_i = '0') THEN
75                  seg_o <= NOT(display_blank);
76                  ripple_blank_n_o <= '0';
77              ELSE
78                  seg_o <= NOT(display_0);
79              END IF;
80
81          WHEN x"1" => seg_o <= NOT(display_1);
82          WHEN x"2" => seg_o <= NOT(display_2);
83          WHEN x"3" => seg_o <= NOT(display_3);
84          WHEN x"4" => seg_o <= NOT(display_4);
85          WHEN x"5" => seg_o <= NOT(display_5);
86          WHEN x"6" => seg_o <= NOT(display_6);
87          WHEN x"7" => seg_o <= NOT(display_7);
88          WHEN x"8" => seg_o <= NOT(display_8);
89          WHEN x"9" => seg_o <= NOT(display_9);
90          WHEN x"A" => seg_o <= NOT(display_A);
91          WHEN x"B" => seg_o <= NOT(display_B);
92          WHEN x"C" => seg_o <= NOT(display_C);
93          WHEN x"D" => seg_o <= NOT(display_D);
94          WHEN x"E" => seg_o <= NOT(display_E);
95          WHEN x"F" => seg_o <= NOT(display_F);
96          WHEN OTHERS => seg_o <= NOT(display_blank);
97      END CASE;
98  END IF;
99  END PROCESS sevseg_comb;
100
101  -- End Architecture
102  END rtl;
103
104

```

```

1  -----
2  -- Block code:  shiftreg_p2s.vhd
3  -- History:    12.Nov.2013 - 1st version (dqtm)
4  --             <date> - <changes> (<author>)
5  -- Function:  shift-register working as a parallel to serial converter.
6  --           The block has a load( or shift_n) control input, plus a parallel data input.
7  --           If load is high the parallel data is loaded, and if load is low the data is shifted towards the LSB.
8  --           During shift the MSB gets the value of '1'.
9  --           The serial output is the LSB of the shiftregister.
10 --           Can be used as P2S in a serial interface, where inactive value (or rest_value) equals '1'.
11 -----
12 LIBRARY ieee;
13 USE ieee.std_logic_1164.all;
14
15 ENTITY shiftreg_p2s IS
16     PORT( clk,set_n      : IN      std_logic;
17           load_i         : IN      std_logic;
18           par_i          : IN      std_logic_vector(3 downto 0);
19           ser_o          : OUT     std_logic
20         );
21 END shiftreg_p2s;
22
23 ARCHITECTURE rtl OF shiftreg_p2s IS
24 -- Signals & Constants Declaration
25 -----
26     SIGNAL      shiftreg, next_shiftreg:  std_logic_vector(4 downto 0);  -- add one FF for start_bit
27
28 BEGIN
29
30 -----
31 -- PROCESS FOR COMBINATIONAL LOGIC
32 -----
33 shift_comb: PROCESS(all)
34 BEGIN
35     IF (load_i = '1') THEN
36         next_shiftreg <= par_i & '0'; -- LSB='0' is the start_bit
37
38     ELSE
39         next_shiftreg <= '1' & shiftreg(4 downto 1);
40     END IF;
41
42 END PROCESS shift_comb;
43
44 -----
45 -- PROCESS FOR REGISTERS
46 -----
47 shift_dffs : PROCESS(clk, set_n)
48 BEGIN
49     IF set_n = '0' THEN

```



```
50     shiftreg <= (others=>'1');
51     ELSIF rising_edge(clk) THEN
52         shiftreg <= next_shiftreg ;
53     END IF;
54 END PROCESS shift_dffs;
55
56 -----
57 -- CONCURRENT ASSIGNMENTS
58 -----
59 -- take LSB of shiftreg as serial output
60 ser_o <= shiftreg(0);
61
62 END rtl;
63
64
```

```

1  -----
2  -- Block code:  sync_n_edgeDetector.vhd
3  -- History:    15.Nov.2017 - 1st version (dqtm)
4  --             15.Jan.2018 - adapt reset value for usage in mini-project (dqtm)
5  --             01.Mar.2018 - rename in English (dqtm)
6  --             <date> - <changes> (<author>)
7  -- Function:   edge detector with rise & fall outputs.
8  --             Declaring FFs as a shift-register.
9  -----
10
11  LIBRARY ieee;
12  USE ieee.std_logic_1164.all;
13
14  ENTITY sync_n_edgeDetector IS
15      PORT( data_in      : IN      std_logic;
16            clock        : IN      std_logic;
17            reset_n      : IN      std_logic;
18            data_sync    : OUT     std_logic;
19            rise         : OUT     std_logic;
20            fall         : OUT     std_logic
21          );
22  END sync_n_edgeDetector;
23
24
25  ARCHITECTURE rtl OF sync_n_edgeDetector IS
26      -- Signals & Constants Declaration
27      SIGNAL shiftreg, next_shiftreg: std_logic_vector(2 downto 0);
28
29  BEGIN
30      -----
31      -- Process for combinatorial logic
32      -- OBs.: small logic, could be outside process,
33      --       but doing inside for didactical purposes!
34      -----
35      comb_proc : PROCESS(data_in, shiftreg)
36      BEGIN
37          next_shiftreg <= data_in & shiftreg(2 downto 1) ; -- shift direction
38                      towards LSB
39      END PROCESS comb_proc;
40
41      -----
42      -- Process for registers (flip-flops)
43      -----
44      reg_proc : PROCESS(clock, reset_n)
45      BEGIN
46          IF reset_n = '0' THEN
47              shiftreg <= (OTHERS => '1');
48          ELSIF (rising_edge(clock)) THEN
49              shiftreg <= next_shiftreg;
50          END IF;
51      END PROCESS reg_proc;
52
53      -----
54      -- Concurrent Assignments
55      -- OBs.: no logic after the 1st-FF (shiftreg(2)) because it was added for sync
56      --       purposes
57      -----
58      rise      <= shiftreg(1) AND NOT(shiftreg(0));
59      fall      <= NOT(shiftreg(1)) AND shiftreg(0);
60      data_sync <= shiftreg(1) ; -- take serial_in at same period as
61      fall/rise pulse

```

```

1  -----
2  -- Block code:  fsm_example.vhd
3  -- History:    23.Nov.2017 - 1st version (dgtm)
4  --              <date> - <changes>  (<author>)
5  -- Function:  fsm_example using enumerated type declaration.
6  -----
7
8  LIBRARY ieee;
9  USE ieee.std_logic_1164.all;
10
11  ENTITY fsm_example IS
12      PORT (
13          clk,reset :    IN std_logic;
14          d, n :        IN std_logic;
15          z :           OUT std_logic
16      );
17  END fsm_example;
18
19
20  ARCHITECTURE rtl OF fsm_example IS
21      TYPE t_state IS (s_e1, s_e2, s_e3);    -- declaration of new datatype
22      SIGNAL s_state, s_nextstate : t_state; -- 2 signals of the new datatype
23
24  BEGIN
25
26      -----
27      -- PROCESS FOR COMB-INPUT LOGIC
28      -----
29      fsm_drive : PROCESS (s_state, d, n)
30      BEGIN
31          -- Default Statement
32          s_nextstate <= s_state;
33
34          CASE s_state IS
35              WHEN s_e1 =>
36                  IF (d = '1') THEN
37                      s_nextstate <= s_e3;
38                  ELSIF (n = '1') THEN
39                      s_nextstate <= s_e2;
40                  END IF;
41              WHEN s_e2 =>
42                  IF (d = '1') THEN
43                      s_nextstate <= s_e1;
44                  ELSIF (n = '1') THEN
45                      s_nextstate <= s_e3;
46                  END IF;
47              WHEN s_e3 =>
48                  IF (d = '1') THEN
49                      s_nextstate <= s_e2;
50                  ELSIF (n = '1') THEN
51                      s_nextstate <= s_e1;
52                  END IF;
53              WHEN OTHERS =>
54                  s_nextstate <= s_e1;
55          END CASE;
56      END PROCESS fsm_drive;
57
58
59      -----
60      -- PROCESS FOR COMB-INPUT LOGIC
61      -----
62      fsm_output : PROCESS (s_state, d, n)
63      BEGIN
64
65          CASE s_state IS
66              WHEN s_e2 | s_e3 => z <= '1';
67              WHEN OTHERS =>      z <= '0';
68          END CASE;
69      END PROCESS fsm_output;
70
71

```

```
72 -----
73 -- PROCESS FOR REGISTERS
74 -----
75 PROCESS (clk, reset)
76 BEGIN
77     IF (reset = '1') THEN
78         s_state <= s_el;
79     ELSIF rising_edge(clk) THEN
80         s_state <= s_nextstate;
81     END IF;
82 END PROCESS;
83
84 END rtl;
85
```

```

1  -----
2  -- Block code:  fsm_exercise.vhd
3  -- History:    21.Apr.2014 - 1st version (dgtm)
4  -- Function:   fsm exercise for mid-sem-exam
5  -----
6  LIBRARY ieee;
7  USE ieee.std_logic_1164.all;
8  USE ieee.numeric_std.all;
9
10 ENTITY fsm_exercise IS
11     PORT (
12         clock    : in std_logic;
13         reset_n  : in std_logic;
14         take1    : in std_logic;
15         take2    : in std_logic;
16         acknow   : in std_logic;
17         count_o  : out std_logic_vector(3 downto 0)
18     );
19 END fsm_exercise;
20
21 ARCHITECTURE rtl OF fsm_exercise IS
22     -- Signals & Types Declaration
23     TYPE fsm_state_typ IS (idle, check_interval, count_down, wait_ack);
24     SIGNAL state, next_state      : fsm_state_typ ;
25     SIGNAL count, next_count      : unsigned(3 downto 0);
26
27 BEGIN
28     -----
29     -- Process for combinational logic
30     -----
31     comb_logic: PROCESS(take1,take2,acknow,state,count)
32     BEGIN
33         -- default statements
34         next_state <= state;
35         next_count <= count;
36
37         -- state transitions
38         CASE state IS
39             WHEN idle =>
40                 -- check take1
41                 IF take1='1' THEN
42                     next_state <= check_interval;
43                     next_count <= to_unsigned(7,4);
44                 END IF;
45
46             WHEN check_interval =>
47                 -- check & decrement counter
48                 IF count>0 THEN
49                     next_count <= count-1;
50                     --check take2
51                     IF take2='1' THEN
52                         next_state <= count_down;
53                         next_count <= to_unsigned(15,4);
54                     END IF;
55                 ELSE -- count=0
56                     next_state <= idle;
57                 END IF;
58
59             WHEN count_down =>
60                 --check counter
61                 IF count>0 THEN
62                     next_count <= count-1;
63                 ELSE
64                     next_state <= wait_ack;
65                 END IF;
66
67             WHEN wait_ack =>
68                 --check acknowledge input
69                 IF acknow='1' THEN
70                     next_state <= idle;
71                 END IF;

```

```

72
73     WHEN OTHERS =>
74         next_state <= idle;
75         next_count <= to_unsigned(0,4);
76     END CASE;
77 END PROCESS comb_logic;
78
79
80 -----
81 -- Process for registers (flip-flops)
82 -----
83 flip_flops : PROCESS(clock, reset_n)
84 BEGIN
85     IF reset_n = '0' THEN
86         state <= idle;
87         count <= to_unsigned(0,4);
88     ELSIF RISING_EDGE(clock) THEN
89         state <= next_state;
90         count <= next_count;
91     END IF;
92 END PROCESS flip_flops;
93
94 -----
95 -- Concurrent Assignments
96 -- e.g. Assign outputs from intermediate signals
97 -----
98 count_o <= std_logic_vector(count);
99
100 END rtl;
101
102
103
104
105
106
107

```