```
_____
        -- Block code: hex2sevseg_w_control.vhd
 3
       -- History: 24.Sep.2013 - 1st version for lab5 (dqtm)
                                 24.Sep.2013 - add ctrl inputs, lab6 (dqtm)
 4
 5
        -- Function: Hexa to seven-seg converter
                             plain functionality plus control inputs
 6
 7
                              implemented with comb logic inside process
        _____
 8
 9
10
        -- Library & Use Statements
11
        LIBRARY ieee;
12
        use ieee.std_logic_1164.all;
13
14
        -- Entity Declaration
15
      ENTITY hex2sevseg_w_control IS
16
          PORT (
                     17
18
19
                     hexa_i:
20
                                      IN std_logic_vector(3 downto 0);
21
                     ripple_blank_n_o: OUT std_logic;
22
                                                     OUT std_logic_vector(6 downto 0)); -- Sequence is
                     seg_o:
                     "gfedcba" (MSB is seg_g)
23
        END hex2sevseg_w_control ;
24
25
        -- Architecture Declaration
26
        ARCHITECTURE rtl OF hex2sevseg_w_control IS
27
28
         CONSTANT display_0 : std_logic_vector(6 downto 0):= "01111111";
CONSTANT display_1 : std_logic_vector(6 downto 0):= "0000110";
CONSTANT display_2 : std_logic_vector(6 downto 0):= "10110111";
CONSTANT display_3 : std_logic_vector(6 downto 0):= "10011111";
CONSTANT display_4 : std_logic_vector(6 downto 0):= "11001111";
CONSTANT display_5 : std_logic_vector(6 downto 0):= "1101101";
CONSTANT display_6 : std_logic_vector(6 downto 0):= "1101101";
CONSTANT display_7 : std_logic_vector(6 downto 0):= "0000111";
CONSTANT display_8 : std_logic_vector(6 downto 0):= "11111111";
CONSTANT display_9 : std_logic_vector(6 downto 0):= "11111111";
CONSTANT display_A : std_logic_vector(6 downto 0):= "11101111";
CONSTANT display_B : std_logic_vector(6 downto 0):= "11111001";
CONSTANT display_C : std_logic_vector(6 downto 0):= "0111001";
CONSTANT display_F : std_logic_vector(6 downto 0):= "11111001";
CONSTANT display_F : std_logic_vector(6 downto 0):= "11111001";
CONSTANT display_F : std_logic_vector(6 downto 0):= "11111001";
CONSTANT display_F : std_logic_vector(6 downto 0):= "11110011";
CONSTANT display_F : std_logic_vector(6 downto 0):= "11110001";
CONSTANT display_B : std_logic_vector(6 downto 0):= "11110001";
CONSTANT display_F : std_logic_vector(6 downto 0):= "11110001";
               -- Signals & Constants Declaration
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
              CONSTANT display_blank : std_logic_vector(6 downto 0):= (others =>'0');
47
48
49
        -- Begin Architecture
       BEGIN
50
51
52
              -- Process for combinatorial logic
53
54
              _____
55
              sevseg_comb: PROCESS (ALL)
56
              BEGIN
57
               -- Default statement for ripple_blank output= inactive
58
              ripple_blank_n_o <= '1';
59
60
                     -- Control Inputs from high to low priority:
61
                            blank; lamp_test; ripple_blank
62
                     IF (blank_n_i='0') THEN
63
64
                           seg_o <= NOT(display_blank);</pre>
65
66
                     ELSIF (lamp_test_n_i = '0') THEN
67
                            seg_o <= NOT(display_8);</pre>
68
                     ELSE
69
70
                     -- Hexa input values 1-F not affected by ripple_blank
```

```
71
                -- For hexa input x0, check status of ripple_blank ctrl
 72
                     CASE hexa i IS
 73
                          WHEN x"0" =>
 74
                               IF (ripple_blank_n_i = '0') THEN
 75
                                   seg_o <= NOT(display_blank);</pre>
 76
                                   ripple_blank_n_o <= '0';
 77
                               ELSE
 78
                                   seg_o <= NOT(display_0);</pre>
 79
                               END IF;
 80
 81
                          WHEN x"1" =>
                                          seg_o <= NOT(display_1);</pre>
                          WHEN x"2" => seg_o <= NOT(display_2);
WHEN x"3" => seg_o <= NOT(display_3);</pre>
 82
 83
 84
                          WHEN x"4" \Rightarrow seg_o \Leftarrow NOT(display_4);
 85
                          WHEN x"5" \Rightarrow seg_o \Leftarrow NOT(display_5);
 86
                          WHEN x"6" => seg_o <= NOT(display_6);
 87
                          WHEN x"7" \Rightarrow seg_o \Leftarrow NOT(display_7);
 88
                          WHEN x"8" \Rightarrow seg_o \leftarrow NOT(display_8);
 89
                          WHEN x"9" \Rightarrow seg_o \leftarrow NOT(display_9);
 90
                          WHEN x"A" => seg_o <= NOT(display_A);</pre>
 91
                          WHEN x"B" => seg_o <= NOT(display_B);</pre>
                          WHEN x"C" => seg_o <= NOT(display_C);</pre>
 92
 93
                          WHEN x"D" => seg_o <= NOT(display_D);</pre>
 94
                          WHEN x"E" => seg_o <= NOT(display_E);</pre>
 95
                          WHEN x"F" => seg_o <= NOT(display_F);</pre>
 96
                          WHEN OTHERS => seg_o <= NOT(display_blank);</pre>
 97
                     END CASE;
 98
                END IF;
           END PROCESS sevseg_comb;
 99
100
101
       -- End Architecture
       END rtl;
102
103
104
```