

```
1  =====
2  EA999 / SW-3
3  SEQUENCE OF EXAMPLES
4  =====
5
6  1)  SIMPLE_DFF_CIRC.VHD
7      - recall from week-1 to use in testbench example
8
9
10  2)  TESTBENCH_SIMPLE_DFF_CIRC.VHD
11      Example for testbench. Check for new elements:
12      - COMPONENT DECLARATION      (needed for hierarchical VHDL)
13      - INSTANTIATION              (needed for hierarchical VHDL)
14      - CLOCK_GEN PROCESS          (typical for testbench)
15      - STIMULI PROCESS            (typical for testbench)
16      - WAIT-FOR/-UNTIL STATEMENT  (non synthesisable VHDL)
17      - ASSERT/REPORT/SEVERITY     (non synthesisable VHDL)
18
19      Vocabulary:
20      - DUT: device under test
21      - Behavioural VHDL : non synthesisable code
22
23      - Q: draw corresponding timing diagram
24
25
26
27  3)  COMPILE.DO
28      Script to start the ModelSim simulation. Attention:
29      - relative paths to source files
30      - vsim command calls testbench entity name
31      - requires waveform file wave*.do
32
33
34
35  4)  TESTBENCH_UART_RX_ONLY_TOP.VHD
36      Check for new elements:
37      - Syntax for internal probes (TB has access to signals within hierarchy)
38      - REPORT STATEMENT          (non synthesisable VHDL)
39      - FOR/LOOP STATEMENT
40
41
42
```