```
Attention, this block has a set_n input for initialisation!!
                                                                                           If load is high the parallel data is loaded, and if load is low the data is shifted towards the LSB.
                                                                                                                                                                                                                                                                                                                                                                                                        -- add one FF for start_bit
                                                                                                                                           equals '1'
                                                                                                                                           Can be used as P2S in a serial interface, where inactive value (or rest_value)
                                                                            The block has a load (or shift_n) control input, plus a parallel data input.
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      -- load parallel data + add start_bit
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       -- shift; shift direction towards LSB
                                                                                                                                                                                                                                                                                                                                                                                                        std_logic_vector(4 downto 0);
                                                            -- Function: shift-register working as a parallel to serial converter.
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       next_shiftreg <= par_i & '0'; -- LSB='0' is the start_bit</pre>
                                                                                                                           The serial output is the LSB of the shiftregister.
                                                                                                                                                                                                                                                                          std_logic_vector(3 downto 0);
                                                                                                           During shift the MSB gets the value of '1'.
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      next_shiftreg <= '1' & shiftreg(4 downto 1);
                                              (<author>)
                             12.Nov.2013 - 1st version (dqtm)
                                                                                                                                                                                                                                           std_logic;
                                                                                                                                                                                                                                                          std_logic;
                                                                                                                                                                                                                                                                                          std_logic
                                                                                                                                                                                                                                                                                                                                                                                                        shiftreg, next_shiftreg:
                                              <date> - <changes>
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        -- PROCESS FOR COMBINATIONAL LOGIC
                                                                                                                                                                                                                                                                                                                                                        ARCHITECTURE rtl OF shiftreg_p2s IS
                                                                                                                                                                                                                                                                                                                                                                          -- Signals & Constants Declaration
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        set_n)
             shiftreg_p2s.vhd
                                                                                                                                                                                           USE ieee.std_logic_1164.all;
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     shift_dffs : PROCESS(clk,
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       IF (load_i = '1') THEN
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     - PROCESS FOR REGISTERS
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       shift_comb: PROCESS(ALL)
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      END PROCESS shift_comb;
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     IF set_n = '0' THEN
                                                                                                                                                                                                                         ENTITY shiftreg_p2s IS
                                                                                                                                                                                                                                          PORT (clk,set_n
                                                                                                                                                                                                                                                                                                                        END shiftreg_p2s;
              -- Block code:
                                                                                                                                                                                                                                                           load_i
                                                                                                                                                                                                                                                                                           ser_o
                                                                                                                                                                           LIBRARY ieee;
                                                                                                                                                                                                                                                                           par_i
                             History:
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       END IF;
                                                                                                                                                                                                                                                                                                                                                                                                          SIGNAL
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ELSE
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       BEGIN
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        BEGIN
                                                                                                                                                                                                                                                                                                                                                                                                                                          BEGIN
H Z W 4 T O C 8 O
                                                                                                                                           45
```

```
shiftreg <= (others=>'l');

ELSIF rising_edge(clk) THEN
shiftreg <= next_shiftreg;

Sh
```