```
_____
     -- Block code: testbench uart rx only top.vhd
 3
    -- History: 13.Mar.2018 - 1st version (dqtm)
 4
                       <date> - <changes> (<author>)
 5
    -- Function: Testbench for uart_rx_only_top in EA999 - Lab2
 6
 7
     ______
 8
     -- Library & Use Statements
 9
10
     LIBRARY ieee;
11
     use ieee.std_logic_1164.all;
12
13
     -- Entity Declaration
14
    ENTITY testbench_uart_rx_only_top IS
15
16
    END testbench_uart_rx_only_top ;
17
18
19
    -- Architecture Declaration
2.0
   ARCHITECTURE struct OF testbench_uart_rx_only_top IS
21
22
        -- Components Declaration
23 COMPONENT uart_rx_only_top
24
       PORT
25
        (
             CLOCK 50: IN STD LOGIC;
26
27
             GPIO 1 1: IN STD LOGIC;
             KEY_N_0 : IN STD_LOGIC;
28
             HEXO_N : OUT STD_LOGIC_VECTOR(6 DOWNTO 0);
29
            HEX1_N: OUT STD_LOGIC_VECTOR(6 DOWNTO 0);
LEDR_0: OUT STD_LOGIC
3.0
31
32
         ) ;
   END COMPONENT;
33
34
35
36
         -- Signals & Constants Declaration
37
         -- Inputs
        SIGNAL tb_clock
SIGNAL tb_reset_n : std_logic;
38
39
40
        SIGNAL tb_serdata : std_logic;
41
        -- Outputs
      SIGNAL tb_ledr
SIGNAL tb_hex_0
SIGNAL tb_hex_1
std_logic_vector(6 downto 0);
std_logic_vector(6 downto 0);
42
43
44
45
                                                        -- Half-Period of Clock 50MHz
46
        CONSTANT clk_50M_halfp : time := 10 ns;
        CONSTANT baud_31k250_per : time := 32 us;
                                                        -- One-Period of Baud Rate
47
         31.25KHz
48
49
         SIGNAL tb_reg0_hi : std_logic_vector(3 downto 0); -- to check DUT-internal
         signal
50
         SIGNAL tb_reg0_lo : std_logic_vector(3 downto 0);
51
         SIGNAL tb_test_vector : std_logic_vector(9 downto 0); --
52
         (stop-bit)+(data-byte)+(start-bit) to shift in serial_in
53
54
   BEGIN
55
      -- Instantiations
56
      DUT: uart_rx_only_top
57
      PORT MAP (
       CLOCK_50 => tb_clock,

GPIO_1_1 => tb_serdata,

KEY_N_0 => tb_reset_n,

HEX0_N => tb_hex_0,

HEX1_N => tb_hex_1
58
59
60
61
       HEX1_N
62
                   => tb_hex_1 ,
63
                    => tb_ledr
64
           );
65
     -- Clock Generation Process
66
       generate_clock: PROCESS
67
68
        BEGIN
```

```
69
             tb clock <= '1';
 70
             wait for clk 50M halfp;
             tb_clock <= '0';
 71
 72
             wait for clk_50M_halfp;
 73
         END PROCESS generate_clock;
 74
 75
 76
          _____
 77
          -- VHDL-2008 Syntax allowing to bind
 78
          -- internal signals to a debug signal in the testbench
 79
          ______
 80
          tb_reg0_hi <= <<signal DUT.hexa_hi : std_logic_vector(3 downto 0) >>;
 81
          tb_reg0_lo <= <<signal DUT.hexa_lo : std_logic_vector(3 downto 0) >>;
 82
 83
 84
       -- Stimuli Process
 85
         stimuli: PROCESS
         BEGIN
 86
             -- STEP 0
 87
             report "Initialise: define constants and pulse reset on/off";
 88
 89
             tb_serdata <= '1';
 90
             tb_test_vector <= B"1_0001_0010_0"; -- (stop-bit)+(data-byte)+(start-bit)</pre>
 91
              _____
 92
             tb_reset_n <= '0';
 93
             wait for 20 * clk_50M_halfp;
 94
             tb reset n <= '1';
             wait for 100 us; -- introduce pause to check HW-bug after reset release
 95
 96
 97
             -- STEP 1
 98
             report "Send (start-bit)+(data-byte)+(stop-bit) with baud rate 31250 (async
             from clk50M)";
 99
             wait for 200 * clk_50M_halfp;
100
101
             -- shift-direction is LSB first
102
             -- START-BIT
103
             -- BIT-0 (LSB-first of lower nibbl
104
             -- BIT-1
105
             -- ...
             -- BIT-7
106
             -- STOP-BIT
107
             -- SERDATA BACK TO INACTIVE
108
109
             for I in 0 to 9 loop
110
                 tb_serdata <= tb_test_vector(I);</pre>
111
                 wait for baud_31k250_per;
112
             end loop;
113
114
             -- STEP 2
115
             report "Wait few clock_50M periods and check parallel output";
116
             wait for 20 * clk_50M_halfp;
117
             assert (tb_reg0_hi = x"1") report "Reg_0 Lower Nibble Wrong" severity note;
             assert (tb_reg0_lo = x"2") report "Reg_0 Lower Nibble Wrong" severity note;
118
119
             wait for 20 * clk_50M_halfp;
120
121
              -- stop simulation
122
             assert false report "All tests passed!" severity failure;
123
124
         END PROCESS stimuli;
125
126
          -- Comments:
127
          -- remember to re-save wave.do after setting radix and time ranges
128
          -- use >wave>format>togqle leaf names to display shorter names
129
          -- remark syntax with aux debug signal to track in TB internal DUT signals
130
131
    END struct;
132
```

133