```
_____
     -- Block code: fsm exercise.vhd
    -- History: 21.Apr.2014 - 1st version (dqtm)
-- Function: fsm exercise for mid-sem-exam
 3
 4
 5
    LIBRARY ieee;
 6
 7
     USE ieee.std_logic_1164.all;
8
     USE ieee.numeric_std.all;
9
     ENTITY fsm_exercise IS
10
11
         PORT (
12
             clock : in std_logic;
13
             reset_n : in std_logic;
             take1 : in std_logic;
take2 : in std_logic;
acknow : in std_logic;
14
15
16
17
             count_o : out std_logic_vector(3 downto 0)
18
             );
19
    END fsm_exercise;
2.0
21 ARCHITECTURE rtl OF fsm_exercise IS
         -- Signals & Types Declaration
22
         TYPE fsm_state_typ IS (idle, check_interval, count_down, wait_ack);
2.3
24
         SIGNAL state, next_state : fsm_state_typ;
25
         SIGNAL count, next_count : unsigned(3 downto 0);
2.6
27
   BEGIN
28
29
         -- Process for combinational logic
30
         ______
31
         comb_logic: PROCESS(take1,take2,acknow,state,count)
32
33
         -- default statements
34
         next_state <= state;</pre>
35
         next_count <= count;</pre>
36
37
         -- state transitions
38
         CASE state IS
39
             WHEN idle =>
40
                  -- check take1
41
                  IF take1='1' THEN
42
                      next_state <= check_interval;</pre>
43
                      next_count <= to_unsigned(7,4);</pre>
44
                  END IF;
45
46
             WHEN check_interval =>
47
                  -- check & decrement counter
48
                  IF count>0 THEN
49
                      next_count <= count-1;</pre>
50
                      --check take2
                      IF take2='1' THEN
51
52
                          next_state <= count_down;</pre>
53
                          next_count <= to_unsigned(15,4);</pre>
54
                      END IF;
55
                  ELSE -- count=0
56
                      next_state <= idle;</pre>
57
                  END IF;
58
59
             WHEN count_down =>
60
                  --check counter
                  IF count>0 THEN
61
                     next_count <= count-1;</pre>
62
63
64
                      next_state <= wait_ack;</pre>
65
                  END IF;
66
67
             WHEN wait_ack =>
68
                  --check acknowledge input
                  IF acknow='1' THEN
69
70
                     next_state <= idle;</pre>
71
                  END IF;
```

```
72
 73
              WHEN OTHERS =>
 74
                  next_state <= idle;</pre>
 75
                  next_count <= to_unsigned(0,4);</pre>
 76
              END CASE;
         END PROCESS comb_logic;
 77
 78
 79
 80
 81
          -- Process for registers (flip-flops)
 82
          ______
 83
          flip_flops : PROCESS(clock, reset_n)
 84
          BEGIN
 85
              IF reset_n = '0' THEN
 86
                  state <= idle;</pre>
 87
                  count <= to_unsigned(0,4);</pre>
 88
              ELSIF RISING_EDGE(clock) THEN
 89
                 state <= next_state;</pre>
 90
                  count <= next_count;</pre>
 91
              END IF;
 92
         END PROCESS flip_flops;
 93
 94
 95
          -- Concurrent Assignements
 96
          -- e.g. Assign outputs from intermediate signals
 97
 98
          count_o <= std_logic_vector(count);</pre>
 99
100
    END rtl;
101
102
103
```