



### **VHDL DESIGN STYLES**

### VHDL Design Styles (Architecture)



VHDL subset most suitable for synthesis

# **XOR3 Example**




# **Entity XOR3** (same for all architectures)

```
LIBRARY ieee;
USE ieee.std_logic_1164.all;
ENTITY xor3 IS
    PORT (
        A : IN STD_LOGIC;
        B : IN STD LOGIC;
        C : IN STD_LOGIC;
        Result : \operatorname{OUT} STD LOGIC
         );
END xor3;
```

#### **Dataflow Architecture**

```
ARCHITECTURE dataflow OF xor3 IS
SIGNAL U1_out: STD_LOGIC;
BEGIN

    Result <= U1_out XOR C;
    U1_out <= A XOR B;
END dataflow;</pre>
```



### **Dataflow Description**

- Describes how data moves through the system and the various processing steps.
  - uses series of concurrent statements to realize logic.
  - used to implement simple combinational logic
  - also called "concurrent" code
- Concurrent statements are evaluated at the same time; thus, the order of these statements doesn't matter
  - This is not true for sequential/behavioral statements

```
This order...

U1_out <= A XOR B;

Result <= U1_out XOR C;


Is the same as this order...

Result <= U1_out XOR C;

U1_out <= A XOR B;
```

## Structural Architecture (XOR3 gate)

```
ARCHITECTURE structural OF xor3 IS
SIGNAL U1 OUT: STD LOGIC;
COMPONENT xor2 IS
    PORT (
         I1 : IN STD_LOGIC;
         12 : IN STD LOGIC;
         Y : OUT STD LOGIC
        );
END COMPONENT;
BEGIN
   U1: xor2 PORT MAP ( I2 \Rightarrow B,
                         I1 \Rightarrow A
                         Y => U1 OUT);
   U2: xor2 PORT MAP (I1 => U1 OUT,
                         I2 \Rightarrow C
                         Y => Result);
END structural;
```



### **Component and Instantiation**

Named association connectivity (recommended)

### **Component and Instantiation**

 Positional association connectivity (not recommended)

```
COMPONENT xor2 IS

PORT(

I1: IN STD_LOGIC;

I2: IN STD_LOGIC;

Y: OUT STD_LOGIC

);

END COMPONENT;

BEGIN

U1: xor2 PORT MAP (A, B, U1_OUT);


...
```

### **Structural Description**

- Structural design is the simplest to understand. This style is the closest to schematic diagram and utilizes simple building blocks to compose logic functions.
- Components are interconnected in a hierarchical manner.
- Structural descriptions may connect simple gates or complex, abstract components.
- Structural style is useful when expressing a design that is naturally composed of sub-blocks.

### Task #2

□ Write the VHDL code that describes FULL-Adder using 2 half-adders.



# Task #2(solution)

□ Write the VHDL code that describes FULL-Adder using 2 half-adders.
□ Write the VHDL code that describes FULL-Adder

```
USE IEEE.STD LOGIC 1164.all;
entity full adder is
port( A: in STD LOGIC;
      B: in STD LOGIC;
     Cin: in STD LOGIC;
     Sum, Cout: out STD LOGIC
end full adder;
architecture One of full_adder is
Component half adder IS
PORT ( A: in STD LOGIC;
      B: in STD LOGIC;
      Sum, Cout: out STD LOGIC
    ) ;
end Component;
Signal Temp1, Temp2, Temp3: STD LOGIC;
begin
U1: half adder PORT MAP( A => A,
                          B => B.
                          Sum =>Temp1,
                          Cout => Temp2);
U2: half_adder PORT MAP( A => Temp1,
                          B => Cin,
                          Sum =>Sum,
                          Cout => Temp3);
Cout <= Temp2 OR Temp3;
end One;
```

## **Behavioral Architecture (XOR3 gate)**

```
ARCHITECTURE behavioral OF xor3 IS
BEGIN

PROCESS (A,B,C)
BEGIN

IF ((A XOR B XOR C) = '1') THEN

Result <= '1';

ELSE

Result <= '0';

END IF;

END PROCESS;

END behavioral;
```

### **Behavioral Description**

- It accurately models what happens on the inputs and outputs of the black box (no matter what is inside and how it works).
- This style uses PROCESS statements in VHDL.
- Statements are executed in sequence in a process statement → order of code matters!

# DESCRIBING COMBINATIONAL LOGIC USING DATAFLOW VHDL


#### **Dataflow VHDL**


- concurrent signal assignment (⇐)
- conditional concurrent signal assignment (when-else)
- selected concurrent signal assignment (with-select-when)
- generate scheme for equations (for-generate)

### **Dataflow VHDL: Full Adder**

$c_i$	x <sub>i</sub>	$y_i$	C <sub>i + 1</sub>	s <sub>i</sub>
0 0 0 0 1 1 1	0 0 1 1 0 0	0 1 0 1 0 1	0 0 0 1 0 1	0 1 1 0 1 0
1	1	1	1	1


(a) Truth table





$$c_{i+1} = x_i y_i + x_i c_i + y_i c_i$$

(b) Karnaugh maps




### **Full Adder Example**

```
TIP: for architecture name for dataflow circuits
LIBRARY ieee ;
                                    use either "dataflow" or "entityname_dataflow"
USE ieee.std logic 1164.all;
ENTITY fulladd IS
                                     STD LOGIC ;
       PORT (x : IN
                                    STD LOGIC ;
              v : IN
              cin : IN
                                     STD LOGIC ;
              s : OUT
                                     STD LOGIC ;
                                    STD LOGIC ) ;
              cout : OUT
END fulladd ;
ARCHITECTURE fulladd dataflow OF fulladd IS
BEGIN
       s <= x XOR y XOR cin ;
       cout <= (x AND y) OR (cin AND x) OR (cin AND y) ;
END fulladd dataflow ;
```

## **Logic Operators**

Logic operators



Logic operators precedence



### No Implied Precedence

Wanted: y = ab + cd

#### **Incorrect**

```
y <= a and b or c and d;
equivalent to
y <= ((a and b) or c) and d;
equivalent to
y = (ab + c)d
```


#### **Correct**

```
y <= (a and b) or (c and d);
```

#### **Concatenation**


```
SIGNAL a: STD LOGIC VECTOR (3 DOWNTO 0);
SIGNAL b: STD LOGIC VECTOR(3 DOWNTO 0);
SIGNAL c, d, e: STD LOGIC VECTOR(7 DOWNTO 0);
a <= "0000";
b <= "1111";
c <= a & b;
                    -- c = "00001111"
e <= '0' & '0' & '0' & '1' & '1' &
                 -- e <= "00001111"
    '1' & '1';
```

#### **Rotations in VHDL**



$$a_rl \le a(2 downto 0) & a(3);$$

## Shifts in VHDL (zero-stuff)




#### **Dataflow VHDL**

- concurrent signal assignment  $(\Leftarrow)$
- conditional concurrent signal assignment (when-else)
- selected concurrent signal assignment (with-select-when)
- generate scheme for equations (for-generate)

### Conditional concurrent signal assignment


#### When - Else



### **Operators**

Relational operators

Logic and relational operators precedence



### **Priority of Logic and Relational Operators**

compare a = bc

#### Incorrect


```
... when a = b and c else ... equivalent to ... when (a = b) and c else ...
```

#### Correct

```
\dots when a = (b and c) else \dots
```

### Task #3


□ Write the VHDL code that describes Tri-state Buffer.



# Task #3(solution)

□ Write the VHDL code that describes Tri-state Buffer.

```
LIBRARY ieee:
USE ieee.std logic 1164.all;
ENTITY tri state IS
 PORT ( ena: IN STD LOGIC;
      input: IN STD_LOGIC_VECTOR(7 downto 0);
          output: OUT STD LOGIC VECTOR (7 DOWNTO 0)
END tri state;
ARCHITECTURE tri state dataflow OF tri state IS
BEGIN
     output <= input WHEN (ena = '0') ELSE
                     (OTHERS => 'Z'); -- Equivalent to "zzzzzzzzz"
END tri state dataflow;
```




OTHERS means all bits not directly specified, in this case all the bits

#### **Dataflow VHDL**


- concurrent signal assignment  $(\Leftarrow)$
- conditional concurrent signal assignment (when-else)
- selected concurrent signal assignment (with-select-when)
- generate scheme for equations (for-generate)

### Selected concurrent signal assignment

#### With -Select-When



### Allowed formats of choices\_k



### Allowed formats of choice\_k - example

```
WITH sel SELECT
y <= a WHEN "000",
b WHEN "011" to "110",
c WHEN "001" | "111",
d WHEN "010",
(others => '0') WHEN others;
```

### Task #4

□ Write the VHDL code that describe 4-bit Shifter:

Selection S1 S0	Operation	
0 0	Shift Left	
0 1	Shift Right	
1 0	Rotate Left	
1 1	Rotate Right	

# Task #4(solution)


□ Write the VHDL code that describe 4-bit

Shifter:

```
LIBRARY IEEE:
USE IEEE.STD LOGIC_1164.all;
ENTITY SHIFTER IS
      PORT (
           A: IN STD LOGIC VECTOR(3 downto 0);
           Sel: IN STD LOGIC VECTOR(1 downto 0);
           Z: OUT STD LOGIC VECTOR (3 downto 0)
END SHIFTER:
----Truth Table
--Sel -> Operation
--00 -> SHL
--01 -> SHR
--10 -> ROT.
--11 -> ROR
ARCHITECTURE Combinational OF SHIFTER IS
SIGNAL X1, X2, X3, X4: STD LOGIC VECTOR (3 downto 0);
BEGIN
    X1<=A(2 downto 0) & '0';
    X2<='0' & A(3 downto 1);
    X3 \le A(2 \text{ downto } 0) \in A(3);
    X4 \le A(0) \in A(3 \text{ downto } 1);
    WITH Sel SELECT
           Z <= X1 WHEN "00",
                 X2 WHEN "01",
                 X3 WHEN "10",
                 X4 WHEN others:
END Combinational:
```

# (LU Example)

□ Write the VHDL code that describes
LU:



#### **MLU: Entity Declaration**

```
LIBRARY ieee:
USE ieee.std logic 1164.all;
ENTITY mlu IS
   PORT (
    NEG A : IN STD LOGIC;
    NEG B : IN STD LOGIC;
    NEG Y : IN STD LOGIC;
            IN STD LOGIC;
    B :
                  IN STD LOGIC;
    L1 :
               IN STD LOGIC;
    L0 :
                 IN STD LOGIC;
                 OUT STD LOGIC
END mlu:
```

#### **MLU: Architecture Declarative Section**

```
ARCHITECTURE mlu dataflow OF mlu IS
SIGNAL A1 : STD LOGIC;
SIGNAL B1 : STD LOGIC;
SIGNAL Y1 : STD LOGIC;
SIGNAL MUX 0 : STD LOGIC;
SIGNAL MUX 1 : STD LOGIC;
SIGNAL MUX 2 : STD LOGIC;
SIGNAL MUX 3 : STD LOGIC;
SIGNAL L: STD LOGIC VECTOR (1 DOWNTO 0);
SIGNAL Abar : STD LOGIC;
```


#### **MLU - Architecture Body**

```
BEGIN
 A1<= Abar WHEN (NEG A='1') ELSE
  A:
 B1<= NOT B WHEN (NEG B='1') ELSE
  В;
 Y <= NOT Y1 WHEN (NEG Y='1') ELSE
   Y1:
 Abar <= not A:
 MUX 0 <= A1 AND B1;
 MUX 1 <= A1 OR B1;
  MUX 2 <= A1 XOR B1;
  MUX 3 <= A1 XNOR B1;
     L \le L1 \in L0:
 with (L) select
     Y1 <= MUX 0 WHEN "00",
             MUX 1 WHEN "01",
         MUX 2 WHEN "10",
            MUX 3 WHEN OTHERS;
END mlu dataflow;
```

# Do it yourself

□ Write the VHDL code that describes 2-to-4 Decoder:

En	w <sub>1</sub>	w <sub>o</sub>	<i>y</i> <sub>0</sub>	<i>y</i> <sub>1</sub>	<i>y</i> <sub>2</sub>	<i>y</i> <sub>3</sub>
1	0	0	1	0	0 0 1 0	0
1	0	1	0	1	0	0
1	1	0	0	0	1	0
1	1	1	0	0	0	1
0	X	X	0	0	0	0
(a) Truth table						



(b) Graphical symbol

#### **Data-flow VHDL**

- concurrent signal assignment  $(\Leftarrow)$
- conditional concurrent signal assignment (when-else)
- selected concurrent signal assignment (with-select-when)
- generate scheme for equations (for-generate)

#### **For Generate Statement**

#### For - Generate

```
label: FOR identifier IN range GENERATE


BEGIN

{Concurrent Statements}

END GENERATE label;
```


Generate Statement must has a label

# **PARITY: Block Diagram**



#### **PARITY: Entity Declaration**

## **PARITY: Block Diagram**



#### **PARITY: Architecture**

```
ARCHITECTURE parity dataflow OF parity IS
SIGNAL xor out: std logic vector (6 downto 1);
BEGIN
   xor out(1) \le parity in(0) XOR parity in(1);
   xor out(2) <= xor out(1) XOR parity in(2);</pre>
   xor out(3) <= xor out(2) XOR parity in(3);</pre>
   xor out(4) <= xor out(3) XOR parity in(4);</pre>
   xor out(5) <= xor out(4) XOR parity in(5);</pre>
   xor out(6) <= xor out(5) XOR parity in(6);</pre>
   parity out <= xor out(6) XOR parity in(7);
END parity dataflow;
```

#### **PARITY: Architecture with for generate**

```
LIBRARY ieee:
USE ieee.std logic 1164.all;
ENTITY parity IS
   PORT (
     parity in : IN STD LOGIC VECTOR(7 DOWNTO 0);
     parity out : OUT STD LOGIC
       ) ;
END parity;
ARCHITECTURE parity overflow OF parity IS
Signal Xor out: STD LOGIC VECTOR(7 DOWNTO 0);
BEGIN
    Xor out(0) <= parity in(0);</pre>
    L1:FOR i IN 1 TO 7 GENERATE
        Xor out(i) <= Xor out(i-1) XOR parity in(i);</pre>
    END GENERATE:
    parity out <= Xor out(7);
END parity overflow;
```

## **COMBINATIONAL LOGIC SYNTHESIS**


- For combinational logic,
- Use
  - concurrent signal assignment (⇐)

- For circuits composed of:
  - simple logic operations (logic gates)
  - simple arithmetic operations (addition, subtraction, multiplication)
  - shifts/rotations by a constant
- Use
  - concurrent signal assignment (⇐)

- For circuits composed of
  - Multiplexers
  - Demultiplexers
  - Decoders

- Use
  - selected concurrent signal assignment (with-select-when)

- For circuits composed of
  - priority encoders
  - tri-state buffers
- Use:
  - conditional concurrent signal assignment (when-else)



#### VHDL Design Styles (Architecture)

Gates

Logic

#### VHDL Design **Styles BEHAVIORAL** NON-**STRUCTURAL SYNTHESIZABLE DATAFLOW** SYNTHESIZABLE "concurrent" components and "sequential" statements statements interconnects Sequential Logic Test Benches (registers, Modeling IP counters, etc.) Simple Comb. State machines Complex Comb. Logic


#### **Structural VHDL**

- component instantiation (port map)
- component instantiation with generic (generic map, port map)
- generate scheme for component instantiations (for-generate)


#### Components


- A component is an instantiation of an entity (plus an architecture)
- Allows a designer to re-use common pieces of code (i.e. registers, counters, etc.)
- Two ways of declaring components
  - METHOD #1: Explicit component declaration
    - Components declared in main code
  - METHOD #2: Package component declaration
    - Components declared in a package
- Component declaration tells the compiler the ports of the components about to be instantiated

## Circuit built of medium scale components



## 2-to-1 Multiplexer






(a) Graphical symbol

(b) Truth table

#### VHDL code for a 2-to-1 Multiplexer

# **Priority Encoder**



$w_3$	$w_2$	$w_1$	$w_0$	$y_1$	$y_0$	Z
0	0	0	0	d	d	0
0	0	0	1	0	0	1
0	0	1	X	0	1	1
0	1	X	X	1	0	1
1	X	X	X	1	1	1

## VHDL code for a Priority Encoder

```
LIBRARY ieee;
USE ieee.std_logic_1164.all;

ENTITY priority IS

PORT ( w : IN STD_LOGIC_VECTOR(3 DOWNTO 0);

y : OUT STD_LOGIC_VECTOR(1 DOWNTO 0);

z : OUT STD_LOGIC_VECTOR(1 DOWNTO 0);

END priority;

ARCHITECTURE dataflow OF priority IS

BEGIN

y <= "11" WHEN w(3) = '1' ELSE

"10" WHEN w(2) = '1' ELSE

"01" WHEN w(1) = '1' ELSE

"00";


z <= '0' WHEN w = "0000" ELSE '1';

END dataflow;
```

#### 2-to-4 Decoder

En	<i>w</i> <sub>1</sub>	<sup>w</sup> 0	<i>y</i> <sub>0</sub>	<i>y</i> <sub>1</sub>	<i>y</i> <sub>2</sub>	<i>y</i> <sub>3</sub>
1	0	0	1	0	0	0
1	0	1	0	1	0	0
1	1	0	0	0	1	0
1	1	1	0	0	0	1
0	X	X	0	0	0	0

(a) Truth table




(b) Graphical symbol

#### VHDL code for a 2-to-4 Decoder

```
LIBRARY ieee ;
USE ieee.std logic 1164.all;
ENTITY dec2to4 IS
     PORT ( w : IN STD_LOGIC_VECTOR(1 DOWNTO 0);
              En : IN STD_LOGIC ;
y : OUT STD_LOGIC_VECTOR(3 DOWNTO 0) ) ;
END dec2to4;
ARCHITECTURE dataflow OF dec2to4 IS
     SIGNAL Enw : STD LOGIC VECTOR(2 DOWNTO 0) ;
BEGIN
    Enw <= En & w ;
     WITH Enw SELECT
               y <= "0001" WHEN "100",
                    "0010" WHEN "101",
                    "0100" WHEN "110",
                    "1000" WHEN "111",
                    "0000" WHEN OTHERS;
END dataflow ;
```

#### Task #6

□ Write the VHDL code that describes this circuit using the given codes of the building blocks.




### **METHOD #1: Explicit component declaration**

- Components declared in main code
- Actual instantiations and port maps always in main code

## Structural description – example (1)

```
LIBRARY ieee ;
USE ieee.std logic 1164.all;
ENTITY priority resolver IS
    PORT (r
            : IN
                               STD LOGIC VECTOR (5 DOWNTO 0);
             : IN
                                STD LOGIC VECTOR (1 DOWNTO 0);
                                STD LOGIC VECTOR(3 DOWNTO 0);
                : OUT
END priority resolver;
ARCHITECTURE structural OF priority resolver IS
SIGNAL p : STD LOGIC VECTOR (3 DOWNTO 0) ;
SIGNAL q : STD LOGIC VECTOR (1 DOWNTO 0) ;
SIGNAL ena : STD LOGIC ;
COMPONENT mux2to1
    PORT (w0, w1, s : IN)
                                STD LOGIC ;
          f
                                STD LOGIC ) ;
                    : OUT
END COMPONENT ;
COMPONENT priority
                                STD LOGIC VECTOR (3 DOWNTO 0) ;
    PORT (w
                     : IN
                                STD LOGIC VECTOR (1 DOWNTO 0) ;
                     : OUT
          У
                                STD LOGIC ) ;
                     : OUT
END COMPONENT :
COMPONENT dec2to4
                                STD LOGIC VECTOR(1 DOWNTO 0) ;
    PORT (w
                     : IN
                                STD LOGIC ;
           En
                     : IN
                                STD LOGIC VECTOR(3 DOWNTO 0) ;
                     : OUT
END COMPONENT ;
```



## Structural description – example (2)

```
BEGIN
   u1: mux2to1 PORT MAP ( w0 => r(0) ,
                                w1 => r(1),
                                s \Rightarrow s(0),
                                f => p(0);
   p(1) \le r(2);
   p(2) \le r(3);
                                                                        Local Wire/Port
   u2: mux2to1 PORT MAP (
                                w0 => r(4),
                                w1 => r(5),
                                s \Rightarrow s(1),
                                                                      Entity Port Name
                                f => p(3);
   u3: priority PORT MAP (
                                w => p
                                y => q
                                z \Rightarrow ena);
   u4: dec2to4 PORT MAP (
                                w => q
                                En => ena,
                                y => z);
END structural;
```

#### **Generic Statement**

- The **generic** statement allows components to be parameterized, mostly with size values like the size of an adder (8-bit, 16-bit, 32-bit, etc.).
- The generic statement is part of the entity description of a module/component.

#### **Generic Statement: Declaration**

Example: n-bit Nand gate

```
Parameter name

Parameter type

ENTITY nand_gate IS

Default value

GENERIC

n :Integer :=4

);

PORT(

a : IN STD_LOGIC_VECTOR(n-1 downto 0);

b : IN STD_LOGIC_VECTOR(n-1 downto 0);

z : OUT STD_LOGIC_VECTOR(n-1 downto 0)

);

END nand_gate;
```

Modify the input width

#### **Generic Statement: Instantiation**

Example: n-bit Nand gate

#### Task #7

# □ Write the VHDL code that describe N-bit Shifter:

Selection S1 S0	Operation		
0 0	Shift Left		
0 1	Shift Right		
1 0	Rotate Left		
1 1	Rotate Right		

# Task #7(solution)


```
LIBRARY IEEE:
USE IEEE.STD LOGIC 1164.all;
ENTITY N SHIFTER IS
     GENERIC (
            N: Integer:=4);
     PORT (
            A: IN STD LOGIC VECTOR(N-1 downto 0);
            Sel: IN STD LOGIC VECTOR(1 downto 0);
            Z: OUT STD LOGIC VECTOR (N-1 downto 0)
           1:
END N SHIFTER;
ARCHITECTURE Combinational OF N SHIFTER IS
SIGNAL X1, X2, X3, X4: STD LOGIC VECTOR (N-1 downto 0);
BEGIN
    X1 \le A(N-2 \text{ downto } 0) \in "0";
    X2 \le 0 & A(N-1 \text{ downto } 1);
    X3 \le A(N-2 \text{ downto } 0) \in A(N-1);
    X4 \le A(0) \in A(N-1 \text{ downto } 1);
    WITH Sel SELECT
            Z <= X1 WHEN "00",
                  X2 WHEN "01",
                  X3 WHEN "10",
                  X4 WHEN others:
END Combinational:
```

#### Structural VHDL

- component instantiation (port map)
- component instantiation with generic (generic map, port map)
- generate scheme for component instantiations (for-generate)

### A 16-to-1 Multiplexer

Write the VHDL code that describe 16-to-1 Multiplexer out of 4-to-1 multiplexers



### A 4-to-1 Multiplexer

## Straightforward code for A 16-to-1 Multiplexer

```
LIBRARY ieee ;
USE ieee.std logic 1164.all;
ENTITY Mux16tol IS
   PORT ( w : IN STD LOGIC VECTOR(15 DOWNTO 0);
           s : IN STD LOGIC VECTOR(3 DOWNTO 0);
            f : OUT STD LOGIC );
END Mux16to1:
ARCHITECTURE Structure OF Mux16tol IS
   COMPONENT mux4to1
        PORT ( w0, w1, w2, w3 : IN STD LOGIC;
                                 : IN STD LOGIC VECTOR(1 DOWNTO 0);
                                  : OUT STD LOGIC );
   END COMPONENT ;
   SIGNAL m : STD LOGIC VECTOR(0 TO 3) ;
BEGIN
   Mux1: mux4to1 PORT MAP ( w(0), w(1), w(2), w(3), s(1 DOWNTO 0), m(0) );
   Mux2: mux4to1 PORT MAP ( w(4), w(5), w(6), w(7), s(1 DOWNTO 0), m(1) );
   Mux3: mux4to1 PORT MAP ( w(8), w(9), w(10), w(11), s(1 DOWNTO 0), m(2) );
   Mux4: mux4to1 PORT MAP ( w(12), w(13), w(14), w(15), s(1 DOWNTO 0), m(3) );
   Mux5: mux4to1 PORT MAP (m(0), m(1), m(2), m(3), s(3 DOWNTO 2), f);
END Structure ;
```

# A 16-to-1 Multiplexer using For-Generate

```
LIBRARY ieee :
USE ieee.std logic 1164.all ;
ENTITY Mux16tol IS
 PORT ( w : IN STD LOGIC VECTOR(0 TO 15);
        s : IN STD LOGIC VECTOR(3 DOWNTO 0) ;
        f : OUT STD LOGIC ) ;
END Mux16to1 :
ARCHITECTURE Structure OF Mux16tol IS
COMPONENT mux4to1
   PORT ( w0, w1, w2, w3 : IN STD LOGIC ;
     s : IN STD LOGIC VECTOR(1 DOWNTO 0);
     f : OUT STD LOGIC ) ;
END COMPONENT :
SIGNAL m : STD LOGIC VECTOR(0 TO 3) ;
BEGIN
 G1: FOR i IN 0 TO 3 GENERATE
   Muxes: mux4to1 PORT MAP (
     w(4*i), w(4*i+1), w(4*i+2), w(4*i+3), s(1 DOWNTO 0), m(i) ;
 END GENERATE :
 Mux5: mux4to1 PORT MAP ( m(0), m(1), m(2), m(3), s(3 DOWNTO 2), f );
END Structure :
```