


MIPS32 Instruction Set Architecture



MIPS R3000 Die photo


Heavily used in embedded systems and many commercial products (Nintendo, Playstation, countless devices)

RISC Machine Architecture

Load / Store Architecture


32 bit Architecture

You will implement the MIPS32 ISA



MIPS Multicycle CPU Datapath


Datapath and Control MIPS Single Cycle CPU



MIPS Single Cycle CPU Datapath


Datapath and Control

Pipeline




MIPS Pipelined CPU Datapath

Datapath and Control *MIPS Multicycle CPU FSM*




MIPS Multicycle CPU Datapath


Datapath and Control MIPS Multicycle CPU FSM



Datapath and Control MIPS Multicycle CPU FSM



MIPS Multicycle CPU Datapath



MIPS32 Instruction Set Architecture



MIPS32TM Architecture For Programmers Volume I: Introduction to the MIPS32TM Architecture

> Document Number: MD00082 Revision 0.95 March 12, 2001

MIPS Technologies, Inc. 1225 Charleston Road Mountain View, CA 94043-1353 4.2 CPU Instruction Formats

Table 4-23 describes the fields used in these instructions.

Table 4-23 CPU Instruction Format Fields

Field	Description						
opcode	6-bit primary operation code						
rd	5-bit specifier for the destination register						
rs	5-bit specifier for the source register						
rt	5-bit specifier for the target (source/destination) register or used to specify functions within the primary opcode REGIMM						
immediate	16-bit signed immediate used for logical operands, arithmetic signed operands, load/store address byte offsets, and PC-relative branch signed instruction displacement						
instr_index	26-bit index shifted left two bits to supply the low-order 28 bits of the jump target address						
sa	5-bit shift amount						
function	6-bit function field used to specify functions within the primary opcode SPECIAL						

Figure 4-1 Immediate (I-Type) CPU Instruction Format

31	26	25 21	20 16	15
op	code	rs	rt	immediate
	6	5		16

Figure 4-2 Jump (J-Type) CPU Instruction Format

31	26	25	21	20	16 15	11 10	6	5	0
opc	ode		instr_index						
	6					26			

Figure 4-3 Register (R-Type) CPU Instruction Format

31	26	25	21	20	16	15	11	10	6	5		0
	opcode	rs		rt		rd		s	a		function	
												_

MIPS32™ Architecture For Programmers Volume I, Revision 0.95

MIPS32 Instruction Set Architecture

