CS 449 - Tutorial on Caches

IEC Prefixing System

We often need to express large numbers and the preferred tool for doing so is the IEC Prefixing System!

| Kibi- | (Ki) | $2^{10} \approx 10^3$ | Pebi- | (Pi) | $2^{50} \approx 10^{15}$ |
|-------|------|--------------------------|-------|------|--------------------------|
| Mebi- | (Mi) | $2^{20} \approx 10^6$ | Exbi- | (Ei) | $2^{60}\approx10^{18}$ |
| Gibi- | (Gi) | $2^{30} \approx 10^9$ | Zebi- | (Zi) | $2^{70} \approx 10^{21}$ |
| Tebi- | (Ti) | $2^{40} \approx 10^{12}$ | Yobi- | (Yi) | $2^{80} \approx 10^{24}$ |

Prefix Exercises:

Write the following as powers of 2. The first one has been done for you:

| 2 Ki-bytes = 2 ¹¹ bytes | 64 Gi-bits = | 16 Mi-integers = |
|--|----------------|-------------------|
| 256 Pi-pencils = | 512 Ki-books = | 128 Ei-students = |

Write the following using IEC Prefixes. The first one has been done for you:

| 2 ¹⁵ cats = 32 Ki-cats | 2^{34} birds = | 2 ⁴³ huskies = |
|--|--------------------------|-----------------------------|
| 2 ⁶¹ things = | 2 ²⁷ caches = | 2 ⁵⁸ addresses = |

Accessing a Cache (Hit or Miss?)

Assume the following caches all have block size K=4 and are in the current state shown (you can ignore "-"). All values are shown in hex. Tag fields are NOT padded, while bytes of the cache blocks are shown in full. The word size for the machine with these caches is 12 bits (i.e. addresses are 12 bits long)

Direct-Mapped:

| Set | Valid | Tag | B0 | B1 | B2 | В3 |
|-----|-------|-----|----|----|----|----|
| 0 | 1 | 15 | 63 | В4 | C1 | A4 |
| 1 | 0 | _ | _ | _ | _ | _ |
| 2 | 0 | _ | _ | _ | _ | _ |
| 3 | 1 | D | DE | AF | BA | DE |
| 4 | 0 | _ | - | _ | _ | _ |
| 5 | 0 | _ | - | 1 | - | _ |
| 6 | 1 | 13 | 31 | 14 | 15 | 93 |
| 7 | 0 | _ | _ | _ | _ | _ |

| Set | Valid | Tag | В0 | B1 | B2 | В3 |
|-----|-------|-----|----|----|----|----|
| 8 | 0 | 1 | | _ | _ | _ |
| 9 | 1 | 0 | 01 | 12 | 23 | 34 |
| Α | 1 | 1 | 98 | 89 | СВ | BC |
| В | 0 | 1E | 4B | 33 | 10 | 54 |
| C | 0 | _ | _ | _ | _ | _ |
| D | 1 | 11 | C0 | 04 | 39 | AA |
| E | 0 | | _ | _ | _ | _ |
| F | 1 | F | FF | 6F | 30 | 0 |
| | | | | | | |

| Offset bits: | |
|--------------|--|
| Index bits: | |
| Tag bits: | |

| | Hit or Miss? | Data returned |
|-------------------------|--------------|---------------|
| a) Read 1 byte at 0x7AC | | |
| b) Read 1 byte at 0x024 | | |
| c) Read 1 byte at 0x99F | | |

2-way Set Associative:

| Set | Valid | Tag | B0 | B1 | B2 | В3 |
|-----|-------|-----|-----|----|----|-----|
| 0 | 0 | 1 | _ | _ | _ | _ |
| 1 | 0 | 1 | _ | _ | _ | _ |
| 2 | 1 | 3 | 4 F | D4 | A1 | 3B |
| 3 | 0 | 1 | _ | _ | _ | _ |
| 4 | 0 | 6 | CA | FE | FO | 0 D |
| 5 | 1 | 21 | DE | AD | BE | EF |
| 6 | 0 | | _ | _ | _ | _ |
| 7 | 1 | 11 | 00 | 12 | 51 | 55 |

| Set | Valid | Tag | В0 | B1 | B2 | В3 |
|-----|-------|-----|----|----|----|----|
| 0 | 0 | | _ | _ | _ | _ |
| 1 | 1 | 2F | 01 | 20 | 40 | 03 |
| 2 | 1 | ΟE | 99 | 09 | 87 | 56 |
| 3 | 0 | _ | _ | _ | _ | _ |
| 4 | 0 | _ | _ | _ | _ | _ |
| 5 | 0 | _ | _ | _ | _ | _ |
| 6 | 1 | 37 | 22 | В6 | DB | AA |
| 7 | 0 | _ | _ | _ | _ | _ |

| Offset bits: | |
|--------------|--|
| | |

| | Hit or Miss? | Data returned |
|-------------------------|--------------|---------------|
| a) Read 1 byte at 0x435 | | |
| b) Read 1 byte at 0x388 | | |
| c) Read 1 byte at 0x0D3 | | |

Fully Associative:

| Set | Valid | Tag | В0 | B1 | B2 | В3 |
|-----|-------|-----|----|-----|----|----|
| 0 | 1 | 1F4 | 00 | 01 | 02 | 03 |
| 0 | 0 | | _ | _ | _ | _ |
| 0 | 1 | 100 | F4 | 4 D | EE | 11 |
| 0 | 1 | 77 | 12 | 23 | 34 | 45 |
| 0 | 0 | _ | _ | _ | _ | _ |
| 0 | 1 | 101 | DA | 14 | EE | 22 |
| 0 | 0 | 1 | - | _ | _ | _ |
| 0 | 1 | 16 | 90 | 32 | AC | 24 |

| Set | Valid | Tag | B0 | B1 | B2 | B3 |
|-----|-------|-----|----|----|----|----|
| 0 | 0 | 1 | _ | _ | _ | _ |
| 0 | 1 | AB | 02 | 30 | 44 | 67 |
| 0 | 1 | 34 | FD | EC | BA | 23 |
| 0 | 0 | - | | | - | _ |
| 0 | 1 | 1C6 | 00 | 11 | 22 | 33 |
| 0 | 1 | 45 | 67 | 78 | 89 | 9A |
| 0 | 1 | 1 | 70 | 00 | 44 | A6 |
| 0 | 0 | _ | _ | _ | _ | _ |

| Offset bits: | |
|--------------|--|
| | |

| Tag | bits: | | |
|-----|-------|--|--|
| | | | |

| | Hit or Miss? | Data returned |
|-------------------------|--------------|---------------|
| a) Read 1 byte at 0x1DD | | |
| b) Read 1 byte at 0x719 | | |
| c) Read 1 byte at 0x2AA | | |

Code Analysis

Consider the following code that accesses a <u>two-dimensional</u> array (of size 64×64 ints). Assume we are using a direct-mapped, 1 KiB cache with 16 B block size.

- a) What is the miss rate of the execution of the entire loop?
- b) What code modifications can <u>change</u> the miss rate? Brainstorm before trying to analyze.
- c) What cache parameter changes (size, associativity, block size) can **change** the miss rate?

Cache Simulator Demo

Let's get some practice with the cache simulator! First, go to:

| | htt | tps://www.cs | .pitt.edu/~vinici | us/cachesim/ | | | |
|--------------|--|--|--|---|--------------------------|--|--|
| At | the top you'll see 4 boxed regio | ons: | | | | | |
| | System Parameters † Manual Memory Access † History Simulation Messages | This is where y An interactive l | ay around with the struction ou actually make reads a og of executed accesses. | and writes to memor You can type/paste | y | | |
| † T] | hese include "Explain" toggles that | t walk you througl | n execution step-by-step. | | | | |
| a) | Set the following System Parameters (but <i>don't</i> generate the system yet): | | | | | | |
| | <u>Address Width</u> \rightarrow 6, <u>Cache Size</u> \rightarrow 16, <u>Block Size</u> \rightarrow 4, <u>Associativity</u> \rightarrow 2, leave the rest at default values. | | | | | | |
| | Based on just the system para | Based on just the system parameter numbers above shown, predict the following: | | | | | |
| | i) Highest memory addres | ss: 0b | ii) Number o | of sets in cache: | | | |
| | [Click "Generate System" to ve | [Click "Generate System" to verify your responses] | | | | | |
| b) | We are about to READ the byte at the address 0x2A . Predict the following: | | | | | | |
| | i) This block will be placed | d in set #: | _ ii) The store | ed tag bits will be: 0b |) | | |
| | iii) The 4 bytes of <i>data</i> in this block are (in order): $0x_{_}$, $0x_{_}$, $0x_{_}$, $0x_{_}$ | | | | | | |
| | [Enter "2a" into the Read Add | | | | | | |
| c) | We are about to WRITE the by i) This block will be placed [Enter "1b" into the Write Add iii) Notice that the value of What indicates this disp What would have happe | d in set #:dr and "b1" into the byte at address; arity in the cach | ii) The store the Write Byte and then ess 0x1B is different in t e? | d tag bits will be: 0b click "Write" to verif the cache and memor | y your responses] y. | | |
| d) | We are about to READ the byte at address 0x01 . Predict the following: | | | | | | |
| | i) This block will be placed in set #: ii) The stored tag bits will be: <code>0b</code> | | | | | | |
| | iii) Will this access cause a | ment? (circle one) | Yes | No | | | |
| | iv) If yes, which block will | be evicted? (circ | le one) | Read from (b) | Write from (c) | | |
| | [Enter "01" into the Read Add | lr and click "Read | d" to verify your respons | ses] | | | |
| e) | We are about to WRITE the by | yte 0xE9 to the a | ddress 0x1C . Predict the | e following: | | | |
| | i) This block will be placed in set #: ii) The stored tag bits will be: <code>0b</code> | | | | | | |
| | iii) Will this access cause a conflict/replacement? (circle one) Yes No | | | | | | |
| | iv) If yes, which block will | be evicted? | Read from (b) | Write from (c) | Read from (d) | | |

[Enter "1c" into the Write Addr and "e9" into the Write Byte and then click "Write" to verify your responses]

f) At this point, your **History** should show:

R(0x2a) = M W(0x1b, 0xb1) = M R(0x01) = M W(0x1c, 0xe9) = M *Append* the bolded text below so that your History looks like:

[Click "Load." You'll notice that " = ?" is appended to each of these new memory accesses]

Predict if '?' will resolve to Hit (H) or Miss (M) for each of the new accesses:

i)
$$W(0x03, 0xff) = _____$$


$$ii) R(0x27) = ____$$

iii)
$$R(0 \times 10) =$$

$$iv) W (0x1d, 0x00) = _____$$

[Click the down arrow (1) to verify your responses for each access]

g) The cache, after the 8 executions detailed above, should look like this:



The small numbers on the right (outside of the sets) indicate how recently used each line is within the set, with smaller numbers being *more recently* used).

i) An **LRU** replacement policy will evict which block on the next conflict in set 0?

Line 1

Line 2

- ii) What is one benefit of using LRU over Random?
- iii) What is one benefit of using **Random** over **LRU**?
- h) If we were to flush the cache right now how many bytes in memory would change?

How many bytes would change if we were using Write Through instead of Write Back?

Can you explain why these numbers are the same/different? (if not, try changing the write hit policy and rerunning using the history above).