

## Lab 3: Hardware Multiplier Design

In this lab, you are going to design your first Synchronous HDL design, including a Finite State Machine (FSM). You will implement a multiplication algorithm using digital hardware.

### 1. Multiplication Algorithm

First, let's review the multiplication algorithm, we can multiply 1000 by 1001 by performing the following steps:


$$\begin{array}{r}
 \text{Multiplicand} \quad 1000_{\text{ten}} \\
 \text{Multiplier} \quad \times \quad 1001_{\text{ten}} \\
 \hline
 1000 \\
 0000 \\
 0000 \\
 1000 \\
 \hline
 \text{Product} \quad 1001000_{\text{ten}}
 \end{array}$$

The first operand is called the *multiplicand* and the second the *multiplier*. The final result is called the *product*. As you may recall, the algorithm learned in school is to take the digits of the multiplier one at a time from right to left, multiplying the *multiplicand* by the single digit of the *multiplier*, and shifting the intermediate product one digit to the left of the earlier intermediate products. The first observation is that the number of digits in the *product* is considerably larger than the number in either the *multiplicand* or the *multiplier*. In fact, if we ignore the sign bits, the length of the multiplication of an  $n$ -bit *multiplicand* and an  $m$ -bit *multiplier* is a *product* that is  $n + m$  bits long. That is,  $n + m$  bits are required to represent all possible products.

In this example, we restricted the decimal digits to 0 and 1. With only two choices, each step of the multiplication is simple:


1. Just place a copy of the *multiplicand* ( $1 \times \text{multiplicand}$ ) in the proper place if the *multiplier* digit is a 1, or
2. Place 0 ( $0 \times \text{multiplicand}$ ) in the proper place if the digit is 0.
3. Add all the partial products till you get the final result.

One way (but not the only way) we can realize this algorithm in hardware as follows:



Where the *Multiplicand* register, ALU, and *Product* register are all 64 bits wide, with only the *Multiplier* register containing 32 bits. The 32-bit *multiplicand* starts in the right half of the *Multiplicand* register and is shifted left 1 bit on each step. The *multiplier* is shifted in the opposite direction at each step. The algorithm starts with the *Product* register initialized to 0. Control decides when to shift the *Multiplicand* and *Multiplier* registers and when to write new values into the *Product* register.

Here is a flow chart that depicts the algorithm:



For this lab, you are going to design, synthesize, and test a 32-bit multiplier, according to the hardware proposed above. This is your first synchronous project which will contain many clock-based components interacting together. Please make sure to design each component carefully, and fully test it first, before trying to put everything together.

It's also a good idea to familiarize yourself with the algorithm that you will translate into hardware, do a few small, 4-bit examples by hand.

## 2. Multiplier Components

This section will provide some guidelines on what components needed and how to implement them. Note that the information mentioned here is just a guideline, the same hardware can be implemented in different ways.

### A. Adder:

This is just an asynchronous 64-bit adder, with no carry out. You can use your adder from lab 1.

### B. Register:

This is a synchronous 64-bit register, with asynchronous reset. The register needs to have a load signal as it will help down the way. It's useful to use generic here as you will be needing this component in Lab 4. Here is an example of a 1-bit register (flip-flop):

```

1  LIBRARY ieee;
2  USE ieee.std_logic_1164.all;
3  USE ieee.numeric_std.all;
4
5  ENTITY flipflop IS
6  PORT(
7      CLK : IN      std_logic;
8      D   : IN      std_logic;
9      EN  : IN      std_logic;
10     RST : IN      std_logic;
11     Q   : OUT     std_logic
12 );
13
14 -- Declarations
15
16 END flipflop ;
17
18 --
19 ARCHITECTURE flipflop OF flipflop IS
20 BEGIN
21     CLKD : process(CLK, RST)
22     begin
23         if(RST = '1') then
24             Q <= '0';
25         elsif(CLK'event AND CLK = '1') then
26             if(EN = '1') then
27                 Q <= D;
28             end if;
29         end if;
30     end process CLKD;
31 END flipflop;

```

Make sure to write a testbench to test its functionality thoroughly.

Note: writing a Tcl script might be easier than a VHDL testbench, because you can use `add_force` to easily for a clock.

### C. Shift Registers:

This is a synchronous 64-bit and 32-bit shift registers, with asynchronous reset. The shift register needs to have a load signal and shift signal, as you will be loading the *multiplier* and *multiplicand* values before shifting them. You will be needing two flavors, a shift left for the *multiplicand* and a shift right for the *multiplier*.

Make sure to write a testbench to test its functionality thoroughly.

Note: writing a Tcl script might be easier than a VHDL testbench, because you can use `add_force` to easily for a clock.

### **D. Control Unit:**

Implement the control unit as a Finite State Machine (FSM). You can either do Mealy or Moore State Machines. Check the files with this lab for an example code on each of them. Here are some tips on how to implement them:

- Make a first pass at constructing the multiplier data path. A data path means all the components (registers, shift registers, adder, ....) that you have in your design, connected together, except for the control unit. Leave the controller as a "black box" that takes in inputs and produces the control bits that you will need. Please note, your data path will likely change as your design progresses.
- Start implementing the control logic. As your FSM develops, you may need to make modifications to your data path to add or modify control signals and/or include additional data path components. For example, for an  $n$ -bit multiplier we could include  $n$  additional states to track the number of repetitions. However, we can also simplify the FSM by adding more hardware to our data path (a 5-bit counter for example).

Make sure to write a testbench to test its functionality thoroughly. The states have to transition correctly as you desire.

Note: writing a Tcl script might be easier than a VHDL testbench, because you can use `add_force` to easily force a clock.

### **What to do:**

- Design the 32-bit Multiplier Unit, per the hardware algorithm above. Your final top-level Multiplier Unit should have the following IO ports. Make sure that the ports' name in your entity matches the letter case and naming in the Table.


| Port           | Direction | Description  |
|----------------|-----------|--|
| <b>A(31:0)</b> | In        | 32-bit input bus carrying the "A" operand.   |
| <b>B(31:0)</b> | In        | 32-bit input bus carrying the "B" operand.   |
| <b>clk</b>     | In        | A single bit carrying the clock signal.  |
| <b>rst</b>     | In        | A single bit for the asynchronous active high reset signal.  |
| <b>R(63:0)</b> | Out       | 64-bit output bus which will hold the <i>Product</i>   |
| <b>done</b>    | Out       | A single bit which is only high when the multiplication is done and the product is ready, otherwise, it's low. |

- Write a VHDL or Tcl Script testbench to verify the functionality of the Multiplier Unit. You should test a wide range of cases.
- Synthesize, implement and generate bitstream for your Multiplier Unit, then write C/C++ testbench to fully verify the functionality of your FPGA-configured design. You should test a wide range of cases and include random testing. You will be needing more `regmap` registers for this lab, so make sure to configure and take notes of their numbers and bit-widths.  
Note: You will need to use two `regmap` for *R*. Think of a way to split *R* in two 32-bit wide buses. Whatever your solution is, it should be separate from your Multiplier Unit. Your *clk* would be tied to the board clock source.

## Clock Signal and C/C++ testbench

When making the final diagram for the multiplier to be synthesized, including the Zynq processor and the axi\_regmap component, it's time to connect the clk signal of the Multiplier to an actual physical clock signal. The PYNQ-Z1 board offers multiple clock signal sources with variety of frequencies. You can check the pynq-reference-manual (uploaded to Canvas) on that topic for more information on what types of clocks the board has. For the sake of this project, we are going to use a 50 MHz, that we can generate from the Zynq processing system component to feed the Multiplier.

Double click on the ZYNQ7 Processing System component:



Then choose Clock Configuration, expand PL Fabric Clocks and check the box next to FCLK\_CLK1. Change the Requested Frequency to 50, then click OK:

**ZYNQ7 Processing System (5.5)**

Documentation Presets IP Location Import XPS Settings

**Page Navigator**

- Zynq Block Design
- PS-PL Configuration
- Peripheral I/O Pins
- MIO Configuration
- Clock Configuration**
- DDR Configuration
- SMC Timing Calculation
- Interrupts

**Clock Configuration**

Basic Clocking Advanced Clocking

Input Frequency (MHz) 50 CPU Clock Ratio 6...

Search: Q

| Component                                     | Clock Source | Requested Frequency(MHz) | Actual Frequency(MHz) | Range(MHz)            |
|---|--------------|--------------------------|-----------------------|-----------------------|
| Processor/Memory Clocks                       |              |                          |                       |                       |
| IO Peripheral Clocks                          |              |                          |                       |                       |
| PL Fabric Clocks                              |              |                          |                       |                       |
| <input checked="" type="checkbox"/> FCLK_CLK0 | IO PLL       | 100                      | 100.000000            | 0.100000 : 250.000000 |
| <input checked="" type="checkbox"/> FCLK_CLK1 | IO PLL       | 50                       | 50.000000             | 0.100000 : 250.000000 |
| <input type="checkbox"/> FCLK_CLK2            | IO PLL       | 50                       | 10.000000             | 0.100000 : 250.000000 |
| <input type="checkbox"/> FCLK_CLK3            | IO PLL       | 50                       | 10.000000             | 0.100000 : 250.000000 |
| System Debug Clocks                           |              |                          |                       |                       |
| Timers  |              |                          |                       |                       |

OK Cancel

The block diagram illustrates the ZYNQ Processing System architecture. At the center is the **processing\_system7\_0** block, which contains the **ZYNQ Processing System** and the **Processor System Reset** block. The **processing\_system7\_0** block is connected to the **axi\_regmap\_0** and **axi\_regmap\_v1\_0** blocks. The **axi\_regmap\_0** block provides the **REG0\_OUT[31:0]**, **REG0\_WR**, **REG0\_RD**, **REG1\_OUT[31:0]**, **REG1\_WR**, **REG1\_RD**, **REG2\_OUT[0:0]**, **REG2\_WR**, and **REG2\_RD** signals. The **axi\_regmap\_v1\_0** block provides the **S\_AXI**, **REG0\_IN[31:0]**, **REG1\_IN[31:0]**, **REG2\_IN[0:0]**, **S\_AXI\_ACLK**, and **S\_AXI\_ARESETN** signals. The **processing\_system7\_0** block is also connected to the **axi\_periph** block, which provides the **M\_AXI\_GP0\_ACLK**, **M\_AXI\_GP0**, **FCLK\_CLK0**, **FCLK\_CLK1**, and **FCLK\_RESET0\_N** signals. The **axi\_periph** block is connected to the **ps7\_0\_axi\_periph** block, which provides the **S00\_AXI**, **ACLK**, **ARESETN**, **S00\_ACLK**, **S00\_ARESETN**, **M00\_ACLK**, and **M00\_ARESETN** signals. The **ps7\_0\_axi\_periph** block is connected to the **MultiTop\_0** and **MultiTop\_v1\_0** blocks. The **MultiTop\_0** block provides the **A[31:0]**, **B[31:0]**, **rst**, and **clk** signals. The **MultiTop\_v1\_0** block provides the **R[63:0]** and **done** signals. The **MultiTop\_0** and **MultiTop\_v1\_0** blocks are connected to the **slicer\_0**, **slicer\_v1\_0**, **slicer\_1**, and **slicer\_v1\_0** blocks. The **slicer\_0** and **slicer\_v1\_0** blocks provide the **a[63:0]** and **b[31:0]** signals. The **slicer\_1** and **slicer\_v1\_0** blocks provide the **a[63:0]** and **b[31:0]** signals. The **MultiTop\_0** and **MultiTop\_v1\_0** blocks are also connected to the **DDR** and **FIXED\_IO** blocks.

## Deliverables:

- ## Bonus:

```

graph TD
    M[Multiplicand  
Shift left] -- 64 bits --> ALU[/64-bit ALU/]
    Mu[Multiplier  
Shift right] -- 32 bits --> ALU
    ALU --> P[Product  
Write]
    P -- 64 bits --> C[5-bit Counter]
    C --> Mu
    C --> CT([Control test])
    CT --> M
    CT --> Mu
    
```