
Digital Design & Computer Architecture Sarah Harris & David Harris

Chapter 7: Microarchitecture

Introduction


- Microarchitecture: how to implement an architecture in hardware
- Processor:
 - Datapath: functional blocks
 - Control: control signals



Microarchitecture

- Multiple implementations for a single architecture:
 - Single-cycle: Each instruction executes in a single cycle
 - Multicycle: Each instruction is broken up into series of shorter steps
 - Pipelined: Each instruction broken up into series of steps & multiple instructions execute at once

RISC-V Architectural State Elements



Example Program

- Design datapath
- View example program executing

Example Program:

Address	Instruction	Type	Fields			Machine Language		
0x1000 L7:	lw x6, -4(x9)	I	imm _{11:0} 111111111100	rs1 f3 01001 010	rd 00110	op 0000011	FFC4A303	
0x1004	sw x6, 8(x9)	S	imm _{11:5} rs2 0000000 00110	rs1 f3 01001 010	imm_{4:0} 01000	op 0100011	0064A423	
0x1008	or x4, x5, x6	R	funct7 rs2 0000000 00110	rs1 f3 00101 110	rd 00100	op 0110011	0062E233	
0x100C	beq x4, x4, L7	В	imm _{12,10:5} rs2 1111111 00100	rs1 f3 00100 000	imm_{4:1,11} 10101	op 1100011	FE420AE3	

Single-Cycle RISC-V Processor

Datapath: start with lw instruction

• Example:
$$lw x6, -4(x9)$$

 $lw rd, imm(rs1)$


I-Type

31:20	19:15	14:12	11:7	6:0
imm _{11:0}	rs1	funct3	rd	ор
12 bits	5 bits	3 bits	5 bits	7 bits

Single-Cycle Datapath: 1w fetch

STEP 1: Fetch instruction

CLK




CLK

CLK

Single-Cycle Datapath: 1w Reg Read

STEP 2: Read source operand (**rs1**) from RF

CLK




CLK

CLK

Single-Cycle Datapath: 1w Immediate

STEP 3: Extend the immediate



x6, -4(x9)

Type

 $imm_{11:0}$

Instruction

L7: lw

010

rd

00110

Machine Language

FFC4A303

op 0000011

Fields


01001


Address

0x1000

Single-Cycle Datapath: 1w Address

STEP 4: Compute the memory address







Address	Instruction	Type	Fields			Mad	chine Language	
0x1000 L7:	lw x6, -4(x9)	I	imm_{11:0} 111111111100	rs1 01001	10	rd 00110	op 0000011	FFC4A303

Single-Cycle Datapath: 1w Mem Read


STEP 5: Read data from memory and write it back to register file





Single-Cycle Datapath: PC Increment

STEP 6: Determine address of next instruction



x6, -4(x9)

 $imm_{11:0}$

rd

00110

op 0000011

FFC4A303


 0×1000

Chapter 7: Microarchitecture

Single-Cycle Datapath: Other Instructions

Single-Cycle Datapath: sw


- Immediate: now in {instr[31:25], instr[11:7]}
- Add control signals: ImmSrc, MemWrite



Address	Instruction	Type		Fiel	Machine Language		
0x1004	sw x6, 8(x9)	S	imm _{11:5} rs2 0000000 001	rs1 10 01001	f3 imm _{4:0} 010 01000	op 0100011	0064A423

Single-Cycle Datapath: R-type


- Read from rs1 and rs2 (instead of imm)
- Write ALUResult to rd



Address	Instruction	Type	Fields			Machine Language	
0x1008	or x4, x5,	x6 R	funct7 rs2 0000000 001	rs1 f3 10 00101 110	1 44	op 0110011	0062E233


Single-Cycle Datapath: beq

Calculate target address: PCTarget = PC + imm




Single-Cycle Datapath: ImmExt

ImmSrc _{1:0}	ImmExt	Instruction Type
00	{{20{instr[31]}}, instr[31:20]}	I-Type
01	{{20{instr[31]}}, instr[31:25], instr[11:7]}	S-Type
10	{{19{instr[31]}}, instr[31], instr[7], instr[30:25], instr[11:8], 1'b0}	B-Type



Single-Cycle RISC-V Processor




Single-Cycle Control

High-Level View


PCSrc Control ResultSrc Unit **MemWrite** Instr 6:0 op ALUControl_{2:0} 14:12 funct3 **ALUSrc** 30 funct7₅ ImmSrc_{1:0} Zero Zero RegWrite

Low-Level View




Single-Cycle Control: Main Decoder

ор	Instr.	RegWrite	ImmSrc	ALUSrc	MemWrite	ResultSrc	Branch	ALUOp
3	lw							
35	sw							
51	R-type							
99	beq							




Review: ALU

ALUControl _{2:0}	Function
000	add
001	subtract
010	and
011	or
101	SLT




Single-Cycle Control: ALU Decoder




Single-Cycle Control: ALU Decoder

ALUOp	funct3	op ₅ , funct7 ₅	Instruction	ALUControl _{2:0}
00	Х	х	lw, sw	000 (add)
01	X	х	beq	001 (subtract)
10	000	00, 01, 10	add	000 (add)
	000	11	sub	001 (subtract)
	010	х	slt	101 (set less than)
	110	х	or	011 (or)
	111	x	and	010 (and)



Example: and


ор	Instruct	RegWrite	ImmSrc	ALUSrc	MemWrite	ResultSrc	Branch	ALUOp
51	R-type	1	XX	0	0	0	0	10



Chapter 7: Microarchitecture

Extending the Single-Cycle Processor

ор	Instruct.	RegWrite	ImmSrc	ALUSrc	MemWrite	ResultSrc	Branch	ALUOp
19	I-type	1	00	1	0	0	0	10




26

Extended Functionality: I-Type ALU


ор	Instruct.	RegWrite	ImmSrc	ALUSrc	MemWrite	ResultSrc	Branch	ALUOp
3	lw	1	00	1	0	1	0	00
35	sw	0	01	1	1	Х	0	00
51	R-type	1	XX	0	0	0	0	10
99	beq	0	10	0	0	Х	1	01
19	I-type	1	00	1	0	0	0	10

Enhance the single-cycle processor to handle jal

- Similar to beq
- But jump is always taken
 - PCSrc should be 1
- Immediate format is different
 - Need a new *ImmSrc* of 11
- And jal must compute PC+4 and store in rd
 - Take PC+4 from adder through ResultMux



ор	Instruct.	RegWrite	ImmSrc	ALUSrc	MemWrite	ResultSrc	Branch	ALUOp	Jump
111	jal	1	11	X	0	10	0	XX	1



ор	Instruct.	RegWrite	ImmSrc	ALUSrc	MemWrite	ResultSrc	Branch	ALUOp	Jump
3	lw	1	00	1	0	01	0	00	0
35	sw	0	01	1	1	XX	0	00	0
51	R-type	1	XX	0	0	00	0	10	0
99	beq	0	10	0	0	XX	1	01	0
19	I-type	1	00	1	0	00	0	10	0
111	jal	1	11	X	0	10	0	XX	1

Extended Functionality: ImmExt

ImmSrc _{1:0}	ImmExt	Instruction Type
00	{{20{instr[31]}}, instr[31:20]}	I-Type
01	{{20{instr[31]}}, instr[31:25], instr[11:7]}	S-Type
10	{{19{instr[31]}}, instr[31], instr[7], instr[30:25], instr[11:8], 1'b0}	В-Туре
11	{{12{instr[31]}}, instr[19:12], instr[20], instr[30:21], 1'b0}	J-Type

I-Type

31:20	19:15	14:12	11:7	6:0
imm _{11:0}	rs1	funct3	rd	ор
12 bits	5 bits	3 bits	5 bits	7 bits

B-Type

31:25	24:20	19:15	14:12	11:7	6:0
imm _{12,10:5}	rs2	rs1	funct3	imm _{4:1,11}	op
7 bits	5 bits	5 bits	3 bits	5 bits	7 bits

S-Type

31:25	24:20	19:15	14:12	11:7	6:0
imm _{11:5}	rs2	rs1	funct3	imm _{4:0}	op
7 bits	5 bits	5 bits	3 bits	5 bits	7 bits

J-Type

31:12	11:7	6:0
imm _{20,10:1,11,19:12}	rd	op
20 bits	5 bits	7 bits

Chapter 7: Microarchitecture


Pipelined RISC-V Processor

Pipelined RISC-V Processor


- Temporal parallelism
- Divide single-cycle processor into 5 stages:
 - Fetch
 - Decode
 - Execute
 - Memory
 - Writeback
- Add pipeline registers between stages

Single-Cycle vs. Pipelined Processor


Single-Cycle




Pipelined




Pipelined Processor Abstraction




Single-Cycle & Pipelined Datapaths



Signals in Pipelined Processor are appended with first letter of stage (i.e., PCF, PCD, PCE).




Corrected Pipelined Datapath



- Rd must arrive at same time as Result
- Register file written on falling edge of CLK

38

Pipelined Processor with Control



- Same control unit as single-cycle processor
- Control signals travel with the instruction (drop off when used)

Chapter 7: Microarchitecture


Pipelined Processor Hazards

Pipelined Hazards


- When an instruction depends on result from instruction that hasn't completed
- Types:
 - Data hazard: register value not yet written back to register file
 - Control hazard: next instruction not decided yet (caused by branch)

Data Forwarding

- Check if source register in Execute stage matches destination register of instruction in Memory or Writeback stage.
- If so, forward result.



Data Forwarding: Hazard Unit



Data Forwarding

- Case 1: Execute stage Rs1 or Rs2 matches Memory stage Rd?
 Forward from Memory stage
- Case 2: Execute stage Rs1 or Rs2 matches Writeback stage Rd?
 Forward from Writeback stage
- Case 3: Otherwise use value read from register file (as usual)

Equations for Rs1:

```
if ((Rs1E == RdM) \text{ AND } RegWriteM) // Case 1

ForwardAE = 10

else if ((Rs1E == RdW) \text{ AND } RegWriteW) // Case 2

ForwardAE = 01

else ForwardAE = 00 // Case 3
```

ForwardBE equations are similar (replace Rs1E with Rs2E)

Data Forwarding


- Case 1: Execute stage Rs1 or Rs2 matches Memory stage Rd?
 Forward from Memory stage
- Case 2: Execute stage Rs1 or Rs2 matches Writeback stage Rd?
 Forward from Writeback stage
- Case 3: Otherwise use value read from register file (as usual)

Equations for Rs1:


```
if ((Rs1E == RdM) \text{ AND } RegWriteM) \text{ AND } (Rs1E != 0) // \text{ Case 1}
ForwardAE = 10
else if ((Rs1E == RdW) \text{ AND } RegWriteW) \text{ AND } (Rs1E != 0) // \text{ Case 2}
ForwardAE = 01
else ForwardAE = 00 	 // \text{ Case 3}
```

ForwardBE equations are similar (replace Rs1E with Rs2E)

Data Hazard due to 1w Dependency



Stalling to solve 1w Data Dependency



Stalling Logic

 Is either source register in the Decode stage the same as the destination register in the Execute stage?


AND

Is the instruction in the Execute stage a lw?

```
IwStall = ((Rs1D == RdE) OR (Rs2D == RdE)) AND ResultSrcE<sub>0</sub>
StallF = StallD = FlushE = IwStall
```

(Stall the Fetch and Decode stages, and flush the Execute stage.)

Stalling Hardware



Chapter 7: Microarchitecture


Pipelined Processor Control Hazards

Control Hazards

beq:

- Branch not determined until the Execute stage of pipeline
- Instructions after branch fetched before branch occurs
- These 2 instructions must be flushed if branch happens

Control Hazards



Branch misprediction penalty:

The number of instructions flushed when a branch is taken (in this case, 2 instructions)


Control Hazards: Flushing Logic

- If branch is taken in execute stage, need to flush the instructions in the Fetch and Decode stages
 - Do this by clearing Decode and Execute Pipeline registers using FlushD and FlushE


Equations:

```
FlushD = PCSrcE
FlushE = IwStall OR PCSrcE
```

Control Hazards: Flushing Hardware



RISC-V Pipelined Processor with Hazard Unit



55

Summary of Hazard Logic

Data hazard logic (shown for SrcA of ALU):

```
if ((Rs1E == RdM) \text{ AND } RegWriteM) \text{ AND } (Rs1E != 0) // Case 1

ForwardAE = 10

else if ((Rs1E == RdW) \text{ AND } RegWriteW) \text{ AND } (Rs1E != 0) // Case 2

ForwardAE = 01

else ForwardAE = 00 // Case 3
```

Load word stall logic:

```
IwStall = ((Rs1D == RdE) OR (Rs2D == RdE)) AND ResultSrcE_0

StallF = StallD = IwStall
```

Control hazard flush:

```
FlushD = PCSrcE
FlushE = lwStall OR PCSrcE
```