SEQUENTIAL MACHINE DESIGN



INTRODUCTION



- Design problem normally starts with a word description of input output relation and ends with a circuit diagram having sequential and combinatorial logic elements.
- ☐ Sequential logic circuit design refers to synchronous clock-triggered circuit because of its design and implementation advantages.
- Design a digital circuit whose outputs are to take on specific values after a specific sequence of inputs has taken place.



SYNCHRONOUS VS ASYNCHRONOUS DESIGN



ASYNCHRONOUS	SYNCHRONOUS
Internal states can change at any instant of time when there is a change in the input variables	Synchronous sequential circuits Synchronized by a periodic train of clock pulses
No clock signal is required	Required
Have better performance but hard to design due to timing problems	Much easier to design (preferred design style)

WHY ASYNCHRONOUS DESIGN



- ☐ Used when speed of operation is important
 - Response quickly without waiting for a clock pulse
- ☐ Used in small independent systems
 - Only a few components are required
- ☐ Used when the input signals may change independently of internal clock
 - Asynchronous in nature
- ☐ Used in the communication between two units that have their own independent clocks
 - Must be done in an asynchronous fashion

PROBLEMS WITH ASYNCHRONOUS DESIGN



Problems are:-

- Oscillation of output
- Critical race conditions
- Logical Hazards
- Larger propagation delay
- Glitch problem
- ☐ Can cause major problem unless they are addressed at design stage.
- ☐ These problems are non-issues in synchronous circuit where external clock trigger arrives after all the inputs are stabilized.
 - ☐ Hence, complicated design procedure and complex circuitry

STEPS FOR SYNCHRONOUS DESIGN



- ☐ State diagram (Input output relation)
 - Used to illustrate the progression of states through which machine advances when it is clocked
- Next State table
 - List next states that machine advances from its present state when clock is triggered
- ☐ State synthesis table (Transition table)
 - Output transitions are listed showing output from present and next and for each corresponding output transition, flipflop inputs that will cause transition to occur are listed
 - Flip Flop based implementation-excitation tables are used to generate design equations through Karnaugh Map
 - Circuit diagram is developed from these design equations.

REDUNDANT STATES




- Two states are equivalent if they have the same output and go to the same (equivalent) next states for each possible input
- Removal of redundant states will reduce the amount of logic required and hence reduce the no. of flip-flops required



STATE MACHINE DESIGN




- ☐ Two different approaches of state machine design
 - Moore model
 - Mealy model.
- ☐ In Moore model circuit outputs, also called primary outputs are generated solely from secondary outputs or memory values.



STATE MACHINE DESIGN



☐ In Mealy model circuit inputs, also known as primary inputs combine with memory elements to generate circuit output.



THE CONTROL OF THE CO





MOORE MODEL	MEALY MODEL
The output depends only on present state and not on input	The output is derived from present state as well as input
It requires more number of states and thereby more hardware to solve any problem	It requires less number of states and thereby less hardware to solve any problem
The output is generated one clock cycle after.	The output is generated one clock cycle earlier, so faster
The output remains stable over entire clock period and changes only when there occurs a state change at clock trigger based on input available at that time.	The glitches occurs



- A Sequence Recognizer is a special kind of sequential circuit that looks for a special bit pattern in some input
- ☐ The recognizer circuit has only one input, X
 - > One bit of input is supplied on every clock cycle
- There is one output Z, which is 1 when the desired pattern is found Our example will detect the bit pattern "1001":

Inputs: X 110011011001001 10...

Outputs: Z 0000100000100100...


A sequential circuit is required because the circuit has to "remember" the inputs from previous clock cycles, in order to determine whether or not a match was found


SEQUENCE RECOGNIZER MEALY MODEL




Step: 1 State diagram

X= 1001 Z= 0001










Step: 2 Assigning binary codes to States

• We have four states ABCD, so we need at least two flip-flops Q1Q0.

• The easiest thing to do is represent state A with Q1Q0 = 00, B with 01,

C with 10, and D with 11.

Present state	Next state		Out	put	
	X=0	X=1	X=0	X=1	Ī
Α	Α	В	0	0	
В	С	В	0	0	
С	D	В	0	0	
D	Α	В	0	1	





Step: 3 Finding flip-flop input values

Transition table of JK flip flop

Qr	Qn	J	K
0	0	0	X
0	1	1	X
1	0	X	1
1	1	Χ	0





Step: 4 Find equations for the FF inputs and output

For J₀ and K₀ When X=0

Q _P ₀	QNo	Jo	Ko
0	0	0	Χ
1	0	Χ	1
0	1	1	Χ
1	0	Χ	1

QPo	QNo	Jo	Ko
0	1	1	Χ
1	1	Χ	0
0	1	1	Χ
1	1	Χ	0

Q1 X	Q0 00	01	11	10
0	0	X	X	1
1	1	Χ	X	1

 $J_0 = X + Q_1$

X Q1	Q0 00	01	11	10
0	X	1	1	X
1	Χ	0	0	Χ

$$K_0 = X'$$



Step: 4 Find equations for the FF inputs and output

For J ₁	and K1
When	X=0

QP1	QN1	J ₁	K 1
0	0	0	Χ
0	1	1	Χ
1	1	Χ	0
1	0	Χ	1

Q1	Q0			
X	00	01	11	10
0	0	1	X	X
1	0	0	Χ	Χ
		J ₁ =	X'Q ₀	

When X=1	

1	QP1	QN1	Jı	K 1
	0	0	0	Х
	0	0	0	Χ
	1	0	Χ	1
	1	0	Χ	1

Q10 X	Q0 00	01	11	10
0	X	X	1	0
1	X	X	1	1


$$K_1 = X + Q_0$$



Step: 5 Build the circuit

For Output Z

K-map




$$Z = XQ_1Q_0$$

$$J_1 = X' Q_0$$

$$K_1 = X + Q_0$$

$$J_0 = X + Q_1$$
$$K_0 = X'$$





Building the same circuit with D flip-flops

• We already have the state table and state assignments, so we can just start from Step 3, finding the flip-flop input values

Step: 3 Finding flip-flop input values

Transition table of D flip flop

Qp	Qn	D
0	0	0
0	1	1
1	0	0
1	1	1






Step: 4 Find equations for the FF inputs and output

For D₀
When X=0

QPo	QNo	Do
0	0	0
1	0	0
0	1	1
1	0	0

When X=1	QPo	QNo	Do
	0	1	1
	1	1	1
	0	1	1
	1	1	1



$$D_0 = X + Q_1 Q_0'$$



Step: 4 Find equations for the FF inputs and output

For D₁
When X=0

QPo	QNo	D ₀
0	0	0
0	1	1
1	1	1
1	0	0

When X=1	QPo	QNo	Do
	0	0	0
	0	0	0
	1	0	0
	1	0	0

X Q1	Q0 00	01	11	10
0	0		0	
1	0	0	0	0


$$D_1 = X'Q_1'Q_0 + X'Q_1Q_0'$$




Step: 5 Build the circuit

For Output Z

K-map



$$Z = XQ_1Q_0$$




$$D_1 = Q_1 Q_0' X' + Q_1' Q_0 X'$$

$$D_0 = X + Q_1 Q_0'$$



Design a circuit of sequential machine using T-flipflop, whose output is 1 whenever pattern is 010



$$\begin{array}{ccc} A & \longleftarrow & 1/0 \\ B & \longleftarrow & 0/0 \\ C & \longleftarrow & 1/0 \end{array}$$



Step: 2 Assigning binary codes to States

Present	Next		Output	
	X=0	X=1	X=0	X=1
Α	В	А	0	0
В	В	С	0	0
С	В	Α	1	0

Next State Table

Present		Next			
			X=0		=1
Q ₁	Q ₀	Q ₁	Q ₀	Q1	\mathbf{Q}_0
0	0	0	1	0	0
0	1	0	1	1	0
1	0	0	1	0	0



Step: 3 Finding flip-flop input values

Transition table of T flip flop

Qp	Qn	T
0	0	0
0	1	1
1	0	1
1	1	0






Step: 4 Find equations for the FF inputs and output

X=0			X=1		
QP ₀	QNo	To	QP ₀	QNo	То
0	1	1	0	0	0
1	1	0	1	0	1
0	1	1	0	0	0

K-map for T_0




 $T_0=X'Q_0'+XQ_0$



Step: 4 Find equations for the FF inputs and output

X=0			X=1		
QP ₁	QN ₁	T 1	QP ₁	QN ₁	T ₁
0	0	0	0	0	0
0	0	0	0	1	1
1	0	1	1	0	1




 $T_1=Q_1+XQ_0$




Step: 5 Build the circuit


For Output Z

K-map



$$Z = X'Q_1$$








Design a circuit of sequential machine using T-flipflop, whose output is 0 whenever pattern is 101

Step: 1 State diagram








Step: 2 Assigning binary codes to States

Present	Next		Output		
	X=0	X=1	X=0	X=1	
Α	Α	В	1	1	
В	С	В	1	1	
С	Α	В	1	0	

Next State Table





Step: 3 Finding flip-flop input values

Transition table of T flip flop

Qp	Qn	T
0	0	0
0	1	1
1	0	1
1	1	0






Step: 4 Find equations for the FF inputs and output

X=0			X=1		
QP ₀	QNo	To	QP ₀	QNo	То
0	0	0	0	1	1
1	0	1	1	1	0
0	0	0	0	1	1

K-map for T_0




 $T_0=X'Q_0+XQ'_0$



Step: 4 Find equations for the FF inputs and output

X=0			X=1		
QP ₁	QN ₁	T ₁	QP ₁	QN ₁	T 1
0	0	0	0	0	0
0	1	1	0	0	0
1	0	1	1	0	1




 $T_1=Q_1+X'Q_0$




Step: 5 Build the circuit

For Output Z


K-map







State diagram for 1101: Output 1 if the sequence 1101 has been read, output 0 otherwise.



SEQUENCE RECOGNIZER MOORE VS MEALY MODEL



State diagram for 110: Output 1 if the sequence 110 has been read, output 0 otherwise.

