
# ECE 466 Advanced Computer Architecture Project 1 Part 1

Tamanna Ravi Rupani 665679988

## Setting up the environment to run simulation,



# 1. What is the performance of running the program, equake, under the default system setup (without changing any simulation parameters) using command:./sim-outorder -fastfwd 500000000 -max:inst 200000000 equake.ss < equake.in?

**Solution:** Here, we will be performing the simulation for 200 Million instructions after fast forwarding the first 500 Million instructions, in an out-order fashion.

# **Output Parameters: -**

Total no of instructions committed = 200000000

Total no of loads committed = 45202627

Total no of stores committed = 19506919

Total simulation time in seconds (sim\_elapsed\_time) = 96

#### **Performance Parameters: -**

sim\_IPC = 1.6905 (instructions per cycle)

 $sim_CPI = 0.5916$  (Cycles per instruction)

sim\_cycle = 118311204 (Total simulation time in cycles)

Note: Refer APPENDIX I for screenshots of the simulation.

# 2. How much is the performance loss if the processor uses in-order execution instead of the default out-of-order execution to run the program?

#### **Solution:**

# **Output Parameters: -**

Total no of instructions committed = 200000000

Total no of loads committed = 45202627

Total no of stores committed = 19506919.0000

Total simulation time in seconds (sim\_elapsed\_time) = 89

#### **Performance Parameters: -**

 $sim_IPC = 0.7790$  (instructions per cycle)

sim\_CPI = 1.2837 (Cycles per instruction)

sim cycle = 256746884 (Total simulation time in cycles)

#### Analysis made from the above data

Order	IPC value	CPI value
Out-Order Execution	1.6905	0.5916
In-order Execution	0.7790	1.2837

What we observe is, when we run the program (out-order execution), CPI value is less as compared to the CPI value of in-order execution. So, if we compare the performance of both the executions, there is some performance loss in latter execution method.

On the other hand, more the IPC, better the performance.

IPCout indicates for out-order execution

IPC<sub>in</sub> indicates for in-order execution

```
(IPC_{out}-IPC_{in})/IPC_{out}*100
= (1.6905-0.7790)/1.6905*100
= 53.9189\%
```

We can conclude that there is a performance loss in in-order execution by a percentage of **53.69189%** based on IPC values. So, it is preferable to use out-order execution for the better performance.

Note: Refer APPENDIX II for screenshots of the simulation.

3. The above experiments only perform detailed simulation on 200 million instructions. Based on the simulator running time in Question 1, estimate how long it would take to simulate the program's execution in detail from beginning to end using the default configuration. Note: Do not actually run the detailed simulation from beginning to end. It may take hours or even days to finish depending on the speed of your computer.

**Solution:** Time taken to simulate the program's execution from the beginning till the end is 4381s or 1hr 13mins.

Total no. of instructions in the "equake.ss" program is 165643487723.

Note: Refer APPENDIX III for screenshots of the simulation.

4. An advantage of using simulator is that you can vary the processor parameters to see their performance impact and find the optimal configuration. The default configuration has a 16KB instruction cache and a 16KB data cache. Use simulation to find the optimal instruction and data cache size for the equake. Assume the block size and associativity are the same as the default configuration. Show the changes of cache miss rates and overall performance to support your claim.

#### **Solution:**

The default cache size is said to be 16 KB for both instruction cache and data cache.

Here we will change the level 1 instruction cache and level 1 data cache in a range of 1 KB to 128 KB

We will also compare the loss in the performance of the machine with respect to the default 16KB cache size and its simulation statistics.

## **Instruction input for 1 KB cache**

./sim-outorder -cache:dl1 dl1:8:32:4:1 -cache:il1 il1:32:32:1:1 -fastfwd 500000000 -max:inst 200000000 equake.ss < equake.in

Performance statistics

```
sim_IPC 0.5773
sim_CPI 1.7323
```

Performance loss in comparison to 16KB cache

```
[[ sim_IPC (16 KB) - sim_IPC (1 KB) ] / sim_IPC (16 KB) ] * 100 = [(1.6905-0.5773)/1.6905] * 100 = 65.85%
```

Note: Refer APPENDIX IV for screenshots of the simulation.

# Instruction input for 4 KB cache

./sim-outorder -cache:dl1 dl1:32:32:4:l -cache:il1 il1:128:32:1:l -fastfwd 500000000 -max:inst 200000000 equake.ss < equake.in

Performance statistics

```
sim_IPC 0.7359
sim_CPI 1.3588
```

Performance loss in comparison to 16KB cache

```
[[ sim_IPC (16 KB) – sim_IPC (4 KB) ] / sim_IPC (16 KB) ] * 100 = [(1.6905-0.7359)/1.6905] * 100 = 56.46%
```

Note: Refer APPENDIX IV for screenshots of the simulation.

# Instruction input for 8 KB cache

 $./sim-out order\ -cache: dl1\ dl1: 64: 32: 4: l\ -cache: il1\ il1: 256: 32: 1: l\ -fast fwd\ 500000000\ -max: inst 200000000\ equake.ss < equake.in$ 

Performance statistics

```
sim_IPC 1.1022
sim_CPI 0.9073
```

Performance loss in comparison to 16KB cache

```
[[ sim_IPC (16 KB) – sim_IPC (8 KB) ] / sim_IPC (16 KB) ] * 100 = [(1.6905-1.1022)/1.6905] * 100 = 34.8%
```

Note: Refer APPENDIX IV for screenshots of the simulation.

# Instruction input for 32 KB cache

./sim-outorder -cache:dl1 dl1:256:32:4:1 -cache:il1 il1:1024:32:1:1 -fastfwd 500000000 -max:inst 200000000 equake.ss < equake.in

Performance statistics

```
sim_IPC 1.6909
sim_CPI 0.5914
```

Performance loss in comparison to 16KB cache

```
[[ sim_IPC (16 KB) – sim_IPC (32 KB) ] / sim_IPC (16 KB) ] * 100 = [(1.6905-1.6909)/1.6905] * 100 = 0.023%
```

Note: Refer APPENDIX IV for screenshots of the simulation.

# Instruction input for 64 KB cache

./sim-outorder -cache:dl1 dl1:512:32:4:1 -cache:il1 il1:2048:32:1:1 -fastfwd 500000000 -max:inst 200000000 equake.ss < equake.in

Performance statistics

```
sim_IPC 2.0144
sim_CPI 0.4964
```

Performance loss in comparison to 16KB cache

```
[[ sim_IPC (16 KB) – sim_IPC (64 KB) ] / sim_IPC (16 KB) ] * 100 = [(1.6905-2.0144)/1.6905] * 100 = 19.16%
```

Note: Refer APPENDIX IV for screenshots of the simulation.

# Instruction input for 128 KB cache

 $./sim-out order-cache: dl1\ dl1:1024:32:4:l-cache: il1\ il1:4096:32:1:l-fastfwd\ 500000000\ -max: inst\ 200000000\ equake.ss < equake.in$ 

Performance statistics

```
sim_IPC 2.0692
sim_CPI 0.4833
```

Performance loss in comparison to 16KB cache

```
[[ sim_IPC (16 KB) – sim_IPC (128 KB) ] / sim_IPC (16 KB) ] * 100 = [(1.6905-2.0692)/1.6905] * 100 = 22.40%
```

Note: Refer APPENDIX IV for screenshots of the simulation.

Instruction and	sim_IPC	sim_CPI	il1.miss_rate	dl1.miss_rate	Performance loss
data cache size					compared to default
					configuration (16 KB
					IPC)
1 KB	0.5773	1.7323	0.1749	0.0181	65.85%
4 KB	0.7359	1.3588	0.1319	0.0016	56.46%
8 KB	1.1022	0.9073	0.0723	0.0009	34.8%
16 KB (default)	1.6905	0.5916	0.0223	0.0007	Default. Thus 0%
32 KB	1.6909	0.5914	0.0223	0.0007	0.023%
64 KB	2.0144	0.4964	0.0027	0.0007	19.16%
128 KB	2.0692	0.4833	0.0000	0.0007	22.40%


From the above table we can observe two things and conclude the following,

If we consider the performance loss between the two machines with different cache sizes, 32 KB instruction and data cache machine has a 0.023% performance loss in comparison to the default 16KB cache machine. We can also observe that 16 KB cache and 32 KB cache machine has a very minute difference in its IPC and miss rates. Hence in this term, 32 KB instruction and data cache would be an optimal option.


But if we consider the instruction cache miss rate and data cache miss rate, 128KB cache has 0 instruction cache miss rate in comparison to 16 KB instruction cache and a 0.0007 data cache miss rate in comparison to 16 KB data cache miss rate. In this manner, 128 KB would be an optimal option of cache size.

#### APPENDIX I

#### Command




#### Simulation statistics




#### APPENDIX II

#### Command




#### Observations Made after the Simulation is done




#### **APPENDIX III**

#### Command




Observations Made after the Simulation is done




#### APPENDIX IV

#### Command for 1 KB cache




#### Cache value for 1 KB cache




#### Simulation statistics for 1 KB cache

```
tamanna@ubuntu: ~/simplescalar/simplesim-3.0
                                                                                sim: ** fast forwarding 500000000 insts **
        equake00: Reading nodes.
        equake00: Reading elements.
        sim: ** starting performance simulation **
        equake00: Reading sparse matrix structure.
        sim: ** simulation statistics **
                                      200000000 # total number of instructions committed
        sim_num_insn
                                       64709546 # total number of loads and stores committed 45202627 # total number of loads committed
        sim_num_refs
sim_num_loads
        sim_num_stores
                                  19506919.0000 # total number of stores committed
        sim_num_branches
                                       52795238 # total number of branches committed
        sim elapsed time
                                             270 # total simulation time in seconds
        sim_inst_rate
                                   740740.7407 # simulation speed (in insts/sec)
                                     210368917 # total number of instructions executed
68165502 # total number of loads and stores executed
47794382 # total number of loads executed
        sim_total_insn
        sim_total_refs
       sim_total_loads
                                  20371120.0000 # total number of stores executed 55099079 # total number of branches executed
        sim_total_stores
sim_total_branches
        sim_cycle
                                      346463401 # total simulation time in cycles
        sim IPC
                                         0.5773 # instructions per cycle
        sim CPI
                                         1.7323 # cycles per instruction
                                         0.6072 # total instructions (mis-spec + committed)
        sim_exec_BW
        per cycle
        sim_IPB
                                         3.7882 # instruction per branch
                                      260492461 # cumulative IFQ occupancy
48254812 # cumulative IFQ full count
        IFQ_count
IFQ_fcount
        ifq_occupancy
                                         0.7519 # avg IFQ occupancy (insn's)
        ifq_rate
                                         0.6072 # avg IFQ dispatch rate (insn/cycle)
        ifq latency
                                         1.2383 # avg IFQ occupant latency (cycle's)
                                         0.1393 # fraction of time (cycle's) IFO was full
       ifq full
                                    1043156569 # cumulative RUU occupancy
       RUU_count
        RUU_fcount
                                       19282309 # cumulative RUU full count
```

#### Cache misses for 1 KB cache




#### Command for 4 KB cache




#### Cache value for 4 KB cache

```
dl1:32:32:4:l # l1 data cache config, i.e., {<config>|none}
1 # l1 data cache hit latency (in cycles)
-cache:dl1
-cache:dl1lat
                  ul2:1024:64:4:l # l2 data cache config, i.e., {<config>|none}
-cache:dl2
                              6 # l2 data cache hit latency (in cycles)
-cache:dl2lat
                 il1:128:32:1:l # l1 inst cache config, i.e., {<config>|dl1|dl2|
-cache:il1
none}
-cache:il1lat
                             1 # l1 instruction cache hit latency (in cycles)
-cache:il2
                           dl2 # l2 instruction cache config, i.e., {<config>|dl2
|none}
-cache:il2lat
                            6 # l2 instruction cache hit latency (in cycles)
```

#### Simulation statistics for 4 KB cache




#### Cache misses for 4 KB cache




# Command for 8 KB cache



Cache value for 8 KB cache




#### Simulation statistics for 8 KB cache




#### Cache misses for 8 KB cache

```
il1.accesses
                                  231094211 # total number of accesses
il1.hits
                                 214378296 # total number of hits
                                 16715915 # total number of misses
il1.misses
il1.replacements
                                 16715672 # total number of replacements
il1.writebacks
                                            0 # total number of writebacks
il1.invalidations
                                            0 # total number of invalidations
                                   0.0723 # miss rate (i.e., misses/ref)
0.0723 # replacement rate (i.e., repls/ref)
0.0000 # writeback rate (i.e., wrbks/ref)
0.0000 # invalidation rate (i.e., invs/ref)
il1.miss_rate
il1.repl_rate
il1.wb_rate
il1.inv_rate
                                 65344843 # total number of accesses
dl1.accesses
dl1.hits
                                 65283964 # total number of hits
                                     60879 # total number of misses
dl1.misses
                                    60623 # total number of replacements
36645 # total number of writebacks
0 # total number of invalidations
dl1.replacements
dl1.writebacks
dl1.invalidations
                                   0.0009 # miss rate (i.e., misses/ref)
0.0009 # replacement rate (i.e., repls/ref)
0.0006 # writeback rate (i.e., wrbks/ref)
0.0000 # invalidation rate (i.e., invs/ref)
dl1.miss_rate
dl1.repl_rate
dl1.wb_rate
dl1.inv rate
ul2.accesses
                                  16813439 # total number of accesses
ul2.hits
                                 16791591 # total number of hits
                                     21848 # total number of misses
ul2.misses
                                     17752 # total number of replacements
ul2.replacements
ulo writabacks
```

#### Command for 32 KB cache



#### Cache value for 32 KB cache




#### Simulation statistics for 32 KB cache

```
sim: ** simulation statistics **
sim num insn
                            200000000 # total number of instructions committed
                             64709546 # total number of loads and stores committed
sim_num_refs
                             45202627 # total number of loads committed
sim_num_loads
sim num stores
                        19506919.0000 # total number of stores committed
sim_num_branches
                            52795238 # total number of branches committed
sim_elapsed_time
                                  159 # total simulation time in seconds
sim_inst_rate
sim_total_insn
sim_total_refs
sim_total_loads
                         1257861.6352 # simulation speed (in insts/sec)
                         210905111 # total number of instructions executed
68293602 # total number of loads and stores executed
                             47915754 # total number of loads executed
sim total stores
                         20377848.0000 # total number of stores executed
                            55174166 # total number of branches executed
sim total branches
sim cycle
                            118280546 # total simulation time in cycles
sim_IPC
                               1.6909 # instructions per cycle
sim_CPI
                               0.5914 # cycles per instruction
sim exec BW
                               1.7831 # total instructions (mis-spec + committed)
```


#### Cache misses for 32 KB cache

```
214384565 # total number of hits
il1.hits
il1.misses
                                4893715 # total number of misses
il1.replacements
                                4893243 # total number of replacements
il1.writebacks
                                       0 # total number of writebacks
il1.invalidations
                                       0 # total number of invalidations
                                0.0223 # miss rate (i.e., misses/ref)
il1.miss_rate
                              0.0223 # replacement raté (i.e., repls/ref)
0.0000 # writeback rate (i.e., wrbks/ref)
0.0000 # invalidation rate (i.e., invs/ref)
il1.repl_rate
il1.wb_rate
il1.inv_rate
                             65343077 # total number of accesses
dl1.accesses
dl1.hits
                             65299941 # total number of hits
dl1.misses
                                 43136 # total number of misses
dl1.replacements
                                 42112 # total number of replacements
                                 34993 # total number of writebacks
0 # total number of invalidations
dl1.writebacks
dl1.invalidations
                                0.0007 # miss rate (i.e., misses/ref)
dl1.miss_rate
                                0.0006 # replacement rate (i.e., repls/ref)
dl1.repl_rate
                                0.0005 # writeback rate (i.e., wrbks/ref)
0.0000 # invalidation rate (i.e., invs/ref)
dl1.wb_rate
dl1.inv rate
ul2.accesses
                                4971844 # total number of accesses
ul2.hits
                                4950019 # total number of hits
                                  21825 # total number of misses
ul2.misses
```

#### Command for 64 KB cache



#### Cache value for 64 KB cache



#### Simulation statistics for 64 KB cache



#### Cache misses for 64 KB cache

```
il1.hits
                           214384907 # total number of hits
il1.misses
                            576201 # total number of misses
il1.replacements
                              575679 # total number of replacements
il1.writebacks
                                   0 # total number of writebacks
                                   0 # total number of invalidations
il1.invalidations
il1.miss_rate
                             0.0027 # miss rate (i.e., misses/ref)
il1.repl_rate
                             0.0027 # replacement rate (i.e., repls/ref)
                            0.0000 # writeback rate (i.e., wrbks/ref)
0.0000 # invalidation rate (i.e., invs/ref)
il1.wb_rate
il1.inv_rate
dl1.accesses
                           65343073 # total number of accesses
dl1.hits
                           65300134 # total number of hits
                              42939 # total number of misses
dl1.misses
dl1.replacements
                              40891 # total number of replacements
dl1.writebacks
                              34194 # total number of writebacks
                                  0 # total number of invalidations
dl1.invalidations
dl1.miss_rate
dl1.repl_rate
                             0.0007 # miss rate (i.e., misses/ref)
                             0.0006 # replacement rate (i.e., repls/ref)
                             0.0005 # writeback rate (i.e., wrbks/ref)
dl1.wb_rate
                             0.0000 # invalidation rate (i.e., invs/ref)
dl1.inv rate
ul2.accesses
                             653334 # total number of accesses
```


#### Command for 128 KB cache



# Cache for 128 KB cache value

```
-lsq:size
                            8 # load/store queue (LSQ) size
-cache:dl1
                 dl1:1024:32:4:l # l1 data cache config, i.e., {<config>|none}
-cache:dl1lat
                            1 # l1 data cache hit latency (in cycles)
                 ul2:1024:64:4:l # l2 data cache config, i.e., {<config>|none}
-cache:dl2
                            6 # 12 data cache hit latency (in cycles)
-cache:dl2lat
                 il1:4096:32:1:l # l1 inst cache config, i.e., {<config>|dl1|dl2
-cache:il1
|none}
-cache:il1lat
                            1 # l1 instruction cache hit latency (in cycles)
-cache:il2
                          dl2 # l2 instruction cache config, i.e., {<config>|dl2
|none}
```

# Simulation statistics for 128 KB cache



#### Cache misses for 128 KB cache

```
il1.accesses
                            214953224 # total number of accesses
il1.hits
                            214952693 # total number of hits
                                  531 # total number of misses
il1.misses
il1.replacements
                                     0 # total number of replacements
il1.writebacks
                                     0 # total number of writebacks
il1.invalidations
                                    0 # total number of invalidations
il1.miss_rate
                              0.0000 # miss rate (i.e., misses/ref)
il1.repl_rate
                              0.0000 # replacement rate (i.e., repls/ref)
                             0.0000 # writeback rate (i.e., wrbks/ref)
0.0000 # invalidation rate (i.e., invs/ref)
il1.wb rate
il1.inv rate
dl1.accesses
                            65343073 # total number of accesses
dl1.hits
                            65300142 # total number of hits
dl1.misses
                                42931 # total number of misses
dl1.replacements
                                38835 # total number of replacements
dl1.writebacks
                               32284 # total number of writebacks
dl1.invalidations
                                    0 # total number of invalidations
dl1.miss_rate
                               0.0007 # miss rate (i.e., misses/ref)
                               0.0006 # replacement rate (i.e., repls/ref)
dl1.repl_rate
                               0.0005 # writeback rate (i.e., wrbks/ref)
0.0000 # invalidation rate (i.e., invs/ref)
dl1.wb_rate
dl1.inv rate
```