
ECE 469 HDL Project 1, Part 1 Tamanna Ravi Rupani

UIN: 665679988

32-bit Arithmetic Logic Unit (ALU)

Following is the design for an n-bit ALU with two inputs and 1 output. And given is the table for ALU operations based on the F input.



$F_{2:0}$	Function
000	A AND B
001	A OR B
010	A + B
011	not used
100	A AND \overline{B}
101	A OR B
110	A - B
111	SLT




Table of test vectors

Test	F [2:0]	A	В	Y	Zero
ADD 0+0	2	00000000	00000000	00000000	1
ADD 0+(-1)	2	00000000	FFFFFFF	FFFFFFF	0
ADD 1+(-1)	2	00000001	FFFFFFF	00000000	1
ADD FF+1	2	000000FF	00000001	00000100	0
SUB 0-0	6	00000000	00000000	00000000	1
SUB 0-(-1)	6	00000000	FFFFFFF	00000001	0
SUB 1-1	6	00000001	00000001	00000000	1
SUB 100-10	6	00000100	00000010	000000F0	0
SLT 0,0	7	00000000	00000000	00000000	1
SLT 0,1	7	00000000	00000001	00000001	0
SLT 0,-1	7	00000000	FFFFFFF	00000000	1
SLT 1,0	7	00000001	00000000	00000000	1
SLT -1,0	7	FFFFFFF	00000000	00000001	0
AND FFFFFFFF, FFFFFFFF	0	FFFFFFF	FFFFFFF	FFFFFFF	0
AND FFFFFFFF, 12345678	0	FFFFFFF	12345678	12345678	0
AND 12345678, 87654321	0	12345678	87654321	02244220	0
AND 00000000, FFFFFFF	0	00000000	FFFFFFF	00000000	1
OR FFFFFFFF, FFFFFFFF	1	FFFFFFF	FFFFFFF	FFFFFFF	0
OR 12345678, 87654321	1	12345678	87654321	97755779	0
OR 00000000, FFFFFFF	1	00000000	FFFFFFF	FFFFFFF	0
OR 00000000, 00000000	1	00000000	00000000	00000000	1
AND FFFFFFFF,00000000	4	FFFFFFF	00000000	FFFFFFF	0
AND FFFFFFFF,FFFFFFF	4	FFFFFFF	FFFFFFF	00000000	1
OR FFFFFFFF,FFFFFFF	5	FFFFFFF	FFFFFFF	FFFFFFF	0
OR 00000000,00000000	5	00000000	00000000	FFFFFFF	0

ALU Code

module alu(input logic [31:0]A, input logic [31:0]B, input logic [2:0]F, output logic [31:0]Y, output logic zero); logic [31:0]Sum; logic [31:0]BB_Mux;

always_comb

ALU Test Vector File

```
0000000000000000000000001_0
0011010001010110011111000 0
000\ 00010010001101000101011001111000\ 10000111011001010100001100100001\ 00000010
001001000100001000100000 0
100110011001100110011001 0
```

ALU Testbench code

```
module testbench();
```

logic clk, reset; // Clock and Reset are internal

logic [31:0]A; // Input 1 logic [31:0]B; // Input 2

logic [2:0]F; // Control element

logic [31:0] yexpected; // Expected value of the output

logic zeroexp; // Expected zero value logic zero; // Values from testvectors logic [31:0]Y; // Output of circuit

reg [31:0]vectornum, errors; // Bookkeeping variables

 $reg~[99:0] test vectors [0:10000]; \hspace{-0.5em} \textit{//} Array~of~test vectors$


alu dut(.F(F), .A(A), .B(B), .Y(Y), .zero(zero)); // Instantiate device under test


// Generate clock


always // No sensitivity list, so it always executes

```
begin
clk = 1; #5; clk = 0; #5; // 10ns period
end
// At start of test, load vectors
// And pulse reset
initial // Will execute at the beginning once
begin
$readmemb("D:/MS Sem 2/ECE 469 HDL/Project 1/Part 1/alutv.txt", testvectors); // Read vectors
vectornum = 0; errors = 0; // Initialize
reset = 1; \#10; reset = 0; \#10 Apply reset wait
end
// Apply test vectors on rising edge of clk
always @(posedge clk)
begin
#1; {F, A, B, yexpected, zeroexp} = testvectors[vectornum];
end
// Check results on falling edge of clk
always @(negedge clk)
if (~reset) // Skip during reset
begin
if (Y!== yexpected)
begin
display("Error: inputs = \%b", \{F, A, B\});
$display(" outputs = %b (%b expected)", Y, yexpected);
errors = errors + 1;
end
// Increment array index and read next testvector
vectornum = vectornum + 1;
if (vectornum == 50)
begin
$display("%d tests completed with %d errors",
vectornum, errors);
$finish; // End simulation
end
end
endmodule
```

Waveforms







Workload report:

I nearly spent one entire day reading the concepts from the books and understanding it.

The code work on ModelSim took me approximately 4-5 hours as I encountered some bugs in the code.

The activity to make the testbench read the test vectors takes the most amount of time because some inputs for me didn't get read properly.

All in all, the project was completed in a approximate duration of 2 days.