ECE 469 HDL Project 2, Part 1 Tamanna Ravi Rupani

UIN: 665679988 MIPS

1. A completed version of Table 1.


			• .				alu			write	mem	read
cycle	reset	pc	instr	branch	srca	srcb	out	zero	pcsrc	data	write	data
1	1	00	addi \$2, \$0,5 20020005	0	0	5	5	0	0	0	0	v
1	1	00	addi \$3, \$0,12	U	U	3	3	U	U	U	U	X
2	0	04	2003000c	0	0	С	c	0	0	0	0	X
	O .	01	addi \$7, \$3, -9	U	U			U	U	U	U	A
3	0	08	2067fff7	0	С	-9	3	0	0	0	0	X
			or \$4, \$7, \$2				7					
4	0	0C	00e220225	0	3	5		0	0	0	0	X
			and \$5, \$3, \$4									
5	0	10	00642824	0	C	7	4	0	0	0	0	X
			add \$5, \$5, \$4									
6	0	14	00a42820	0	4	7	b	0	0	0	0	X
			beq \$5, \$7, end									
7	0	18	10a7000a	1	В	3	8	0	0	0	0	X
		1.0	slt \$4, \$3, \$4	0		_			0	0	0	
8	0	1C	0064202a	0	С	7	0	1	0	0	0	X
9	0	20	beq \$4, \$0, around 10800001	1	0	0	0	1	1	0	0	W
9	U	20	addi \$5, \$0,0	1	U	U	U	1	1	U	U	X
	0	24	20050000									
			slt \$4, \$7, \$2									
10	0	28	00e2202a	0	3	5	1	0	0	0	0	X
			add \$7, \$4, \$5									
11	0	2C	00853820	0	1	В	c	0	0	0	0	X
			sub \$7, \$7, \$2									
12	0	30	00e23822	0	С	5	7	0	0	0	0	X
12		24	sw \$7,68(\$3)	0		1001	[80]			7	1	37
13	0	34	ac670044	0	С	[80]	= 7	0	0	7	1	X
1.4	0	38	lw \$2,80(\$0) 8c020050	0	0	[80]	[00]	0	0	0	0	7
14 15	0	3C	j end 08000011	0	X	[80] X	[80]			0	0	X
13	U	3C	addi \$2, \$0,1	U	Λ	Λ	X	X	X	U	U	Λ
	0	40	20020001									
			sw \$2,84(\$0)				[84]					
16	0	44	ac020054	0	0	[84]	=7	0	0	7	1	X

2. An image of the simulation waveforms showing correct operation of the unmodified processor. Does it write the correct value to address 84?

Yes, the output 7 is successfully written to address 84 and the simulation is successful.




3. Marked up versions of the datapath schematic and decoder tables that adds the ori and bne instructions Marked up version for ori



Single-cycle MIPS processor

Marked up version for bne



Single-cycle MIPS processor

Extended functionality- Main Decoder:

Instruction	OP _{5:0}	RegWrite	RegDst	AluSrc	Branch	MemWrite	MemtoReg	AluOP _{1:0}	Jump
R-type	000000	1	1	0	0	0	0	10	0
Lw	100011	1	0	1	0	0	1	00	0
Sw	101011	0	X	1	0	1	X	00	0
Beq	000100	0	X	0	1	0	X	01	0
Addi	001000	1	0	1	0	0	0	00	0
J	000010	0	X	X	X	0	X	XX	1
Ori	001101	1	0	1	X	0	0	10	0
Bne	000101	0	X	0	1	0	X	01	0

Extended functionality. ALU Decoder

ALUOp 1:0	Meaning
00	Add
01	Subtract
10	Look at Funct field
11	n/a

4. Your SystemVerilog code for your modified MIPS computer (including ori and bne functionality) with the changes highlighted and commented in the code.

SYSTEM VERILOG CODE FOR MODIFIED MIPS PROCESSOR

```
module top(input logic clk, reset,
output logic [31:0] writedata, aluout,
output logic memwrite,
output logic [31:0] pc, instr, readdata);
mips mips(clk, reset, pc, instr, memwrite, aluout, writedata, readdata);
imem imem(pc[7:2], instr);
dmem dmem(clk, memwrite, aluout, writedata, readdata);
```

endmodule

```
module dmem(input logic clk, we, input logic [31:0] a, wd, output logic [31:0] rd);

logic [31:0] RAM[63:0];
assign rd=RAM[a[31:2]];

always_ff @(posedge clk)
if (we) RAM[a[31:2]] <= wd;
```

```
endmodule
module imem(input logic [5:0] a,
       output logic [31:0] rd);
       logic [31:0] RAM[63:0];
       initial $readmemh("C:/intelFPGA/17.1/memfile2.dat", RAM);
       assign rd=RAM[a];
endmodule
module mips(input logic clk, reset,
       output logic [31:0] pc,
       input logic [31:0]instr,
       output logic memwrite,
       output logic [31:0] aluout, writedata,
       input logic [31:0] readdata);
       logic memtoreg, alusrc, regdst, regwrite, jump, pcsrc, zero;
       logic [2:0] alucontrol;
       controller c(instr[31:26], instr[5:0], zero, aluout, memtoreg, memwrite, pcsrc, alusrc, regdst, regwrite, jump,
alucontrol); //aluout is added her for the modified code
       datapath dp(clk, reset, instr[31:26], memtoreg, pcsrc, alusrc, regdst, regwrite, jump, alucontrol, zero, pc,
instr, aluout, writedata, readdata);
endmodule
module controller(input logic [5:0] op, funct,
           input logic zero,
           input logic [31:0] aluout, //This part is added for modification
           output logic memtoreg, memwrite,
           output logic pesre, alusre,
           output logic regdst, regwrite,
           output logic jump,
           output logic [2:0] alucontrol);
       logic [1:0] aluop;
       logic branch;
       logic fun1;
       logic z;
       logic [5:0] fun2;
//This part is added for modification
always_comb
if (op === 6'b001101)
```

```
fun1 = 1:
<mark>else</mark>
fun1 = 0;
always_comb
if (fun1 === 1'b0)
fun2 = funct;
else
fun2 = 6'b100101;
maindec md(op, memtoreg, memwrite, branch, alusrc, regdst, regwrite, jump, aluop);
aludec ad(fun2, aluop, alucontrol);
//This part is added for modification
always_comb
z = 1'b1;
else z = zero;
assign pcsrc = branch & z;
endmodule
module maindec(input logic [5:0] op,
        output logic memtoreg, memwrite,
        output logic branch, alusre,
        output logic regdst, regwrite,
        output logic jump,
        output logic [1:0] aluop);
logic [8:0] controls;
assign {regwrite, regdst, alusrc, branch, memwrite, memtoreg, jump, aluop}=controls;
always comb
case(op)
6'b000000: controls <= 9'b110000010; // RTYPE
6'b100011: controls <= 9'b101001000; // LW
6'b101011: controls <= 9'b001010000; // SW
6'b000100: controls <= 9'b000100001; // BEQ
6'b000101: controls <= 9'b000100001; // BNE
6'b001000: controls <= 9'b101000000; // ADDI
6'b001101: controls <= 9'b101000010; // ORI
6'b000010: controls <= 9'b000000100; // J
default: controls <= 9'bxxxxxxxxx; // illegal op
endcase
```

```
endmodule
module aludec(input logic [5:0] funct,
        input logic [1:0] aluop,
        output logic [2:0] alucontrol);
always_comb
case(aluop)
2'b00: alucontrol <= 3'b010; // add (for lw/sw/addi)
2'b01: alucontrol <= 3'b110; // sub (for beq)
default: case(funct) // R-type instructions
       6'b100000: alucontrol <= 3'b010; // add
       6'b100010: alucontrol <= 3'b110; // sub
       6'b100100: alucontrol <= 3'b000; // and
       6'b100101: alucontrol <= 3'b001; // or
       6'b101010: alucontrol <= 3'b111; // slt
       default: alucontrol <= 3'bxxx; // ???
       endcase
endcase
endmodule
module datapath(input logic clk, reset,
         input logic [5:0] opcode,
         input logic memtoreg, pcsrc,
         input logic alusrc, regdst,
         input logic regwrite, jump,
         input logic [2:0] alucontrol,
         output logic zero,
         output logic [31:0] pc,
         input logic [31:0] instr,
         output logic [31:0] aluout, writedata,
         input logic [31:0] readdata);
logic [4:0] writereg;
logic [31:0] pcnext, pcnextbr, pcplus4, pcbranch;
logic [31:0] signimm, signimmsh;
logic [31:0] srca, srcb;
logic [31:0] result;
logic fun1;
flopr #(32) pcreg(clk, reset, pcnext, pc);
adder pcadd1(pc, 32'b100, pcplus4);
sl2 immsh(signimm, signimmsh);
adder pcadd2(pcplus4, signimmsh, pcbranch);
mux2 #(32) pcbrmux(pcplus4, pcbranch, pcsrc, pcnextbr);
mux2 #(32) pcmux(pcnextbr, {pcplus4[31:28], instr[25:0], 2'b00}, jump, pcnext);
```

```
mux2 #(5) wrmux(instr[20:16], instr[15:11], regdst, writereg);
mux2 #(32) resmux(aluout, readdata, memtoreg, result);
//This part is added for modification
always_comb
if (opcode === 6'b001101)
fun1 = 1;
<u>else</u>
fun1 = 0;
always_comb
if( fun1 === 1'b1)
signimm={16'b0, instr[15:0]};
else
signimm={{16{instr[15]}}, instr[15:0]};
//signext se(instr[15:0], signimm);
mux2 #(32) srcbmux(writedata, signimm, alusrc, srcb);
alu alu(srca, srcb, alucontrol, aluout, zero);
endmodule
module alu(input logic [31:0] a, b,
       input logic [2:0] F,
      output logic [31:0] Y,
       output logic zero);
logic [31:0] S, B;
assign B = F[2]? \sim b:b;
assign S = a + B + F[2];
always_comb
case(F[1:0])
2'b00 : Y = a \& B;
2'b01 : Y = a \mid B;
2'b10 : Y = S;
2'b11 : Y = {31'b0,S[31]};
endcase
always_comb
if (Y === 32'b0)
```

zero = 1;

regfile rf(clk, regwrite, instr[25:21], instr[20:16], writereg, result, srca, writedata);

```
else zero =0;
endmodule
module regfile(input logic clk,
         input logic we3,
         input logic [4:0] ra1, ra2, wa3,
         input logic [31:0] wd3,
         output logic [31:0] rd1, rd2);
logic [31:0] rf[31:0];
always_ff @(posedge clk)
if (we3)
rf[wa3] \le wd3;
assign rd1=(ra1 !=0) ? rf[ra1] : 0;
assign rd2=(ra2 !=0) ? rf[ra2] : 0;
endmodule
module adder(input logic [31:0] a, b,
        output logic [31:0] y);
assign y=a+b;
endmodule
module sl2(input logic [31:0] a,
      output logic [31:0] y);
assign y=\{a[29:0], 2'b00\};
endmodule
module flopr #(parameter WIDTH=8) (input logic clk, reset,
                     input logic [WIDTH-1:0] d,
                     output logic [WIDTH-1:0] q);
always_ff @(posedge clk, posedge reset)
if (reset) q \le 0;
else q \le d;
endmodule
module mux2 #(parameter WIDTH=8) (input logic [WIDTH-1:0] d0, d1,
                     input logic s,
                     output logic [WIDTH-1:0] y);
assign y=s ? d1 : d0;
endmodule
```

TESTBENCH CODE FOR THE MODIFIED MIPS PROCESSORS

```
module testbenchmod();
logic clk; logic reset;
logic [31:0] writedata, aluout;
logic memwrite;
logic [31:0] pc, instr, readdata;
topmod dut (clk, reset, writedata, aluout, memwrite,pc, instr, readdata);
initial
begin
reset <= 1; # 22; reset <= 0;
end
always
begin
clk <= 1; # 5; clk <= 0; # 5;
end
always @(negedge clk)
begin
       if (memwrite)
       begin
               if (aluout===84)
               begin
               $display("Simulation succeeded");
               $stop;
               end
               else if (aluout !==80)
               begin
               $display("Simulation failed");
               $stop;
               end
       end
end
```

endmodule

5. The contents of your memfile2.dat containing your test2 machine language code.

34088000

20098000

350A8001

11090005

0128582A

15600001

08000009

01485022

350800FF

016A5820

01484022

AD680052

6. An image of the simulation waveforms showing correct operation of your modified processor on the new program. What address and data value are written by the sw instruction?

```
add wave -position insertpoint sim:/testbenchmod/*

# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf

# File in use by: taman Hostname: DESKTOP-POIKVOU ProcessID: 5144

# Attempting to use alternate WLF file "./wlftdcj850".

# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf

# Using alternate file: ./wlftdcj850

VSIM 13> run

# Simulation succeeded


# ** Note: $stop : C:/intelFPGA/17.1/testbenchmod.sv(24)


# Time: 125 ps Iteration: 1 Instance: /testbenchmod

# Break in Module testbenchmod at C:/intelFPGA/17.1/testbenchmod.sv line 24

VSIM 14>

Project: hdlproject2 Now: 125 ps Delta: 1
```





Address and data value are written by the sw instruction is,

Address: 00000084

Data: ffff7f02

7. Workload report: How many hours have you spent on this part? Which activity takes the most significant amount of time? This will not affect your grade (unless omitted).


Activity	Time
Studying chapter 6 and 7, understanding MIPS concept	6 hours
Filling the table 1, decoder table, alu table	2 hours
Understanding the SystemVerilog code	2-3 hours
Execution of SystemVerilog code and debugging errors	3+ hours
Modifying new machine language code	2-3 hours
New SystemVerilog code for modified MIPS	2 hours
Execution of new modified code	2 hours
Quartus part	1 hour
Making the report	4 hours
Total time	24+ hours

The activity of executing and debugging the processor code takes the most amount of time, along with modifying the code for the new modified processor.


8. (extra credit) RTL view from Quartus' compilation result of your MIPS processor: before and after the modification. Can you identify the changes?

Before Modification


Normal view




Inside controller:c




Inside maindec:md




Inside aludec:ad




Inside datapath:dp




Zoomed view inside datapath modules







Inside alu




After modification




Inside dmem




Inside imem




Inside mips





Inside datapath




Zoomed view inside the datapath








Inside controller



Inside maindec and aludec



Changes identified are:

There is a change in the maindec module between the modified and unmodified code. The modified code has extra number of OR gates as control 0 and control 1.

Another change is in the aludec module. The modified aludec has changes in the positioning of the gates which changes the paths to be taken.

The basic working and the diagrammatic representation remains the same for both the MIPS processors, only that specific changes take place in sub-modules as states above.