

# **RX Family**

# DTC Module Using Firmware Integration Technology

R01AN1819EJ0208 Rev.2.08 Jul 31, 2017

# Introduction

This application note explains how to use the control software module for Data Transfer Controller (DTC) on RX Family MCUs. The module is the DTC control module using Firmware Integration Technology (FIT) and is referred to below as the DTC FIT module.

In systems where the DTC FIT module is used simultaneously with the DMA controller (DMAC), it is necessary to ensure that the DMAC control software does not enable the module stop state while the DTC is operating, because a shared bit is used as both the DMAC module stop setting bit and the DTC module stop setting bit.

# **Target Device**

Supported microcontrollers

RX110 Group, RX111 Group, RX113 Group, RX130 Group RX230 Group, RX231 Group, RX23T Group, RX24T Group, RX24U Group RX64M Group, RX65N Group, RX651 Group **RX71M Group** 

When applying the information in this application note to a microcontroller other than the above, modifications should be made as appropriate to match the specification of the microcontroller and careful evaluation performed.

### **Related Documents**

The application note that is related to the DTC FIT module is listed below. Reference should also be made to this application note.

- Firmware Integration Technology User's Manual (R01AN1833EU)
- Board Support Package Module Using Firmware Integration Technology (R01AN1685EJ)
- Adding Firmware Integration Technology Modules to Projects (R01AN1723EU)
- Adding Firmware Integration Technology Modules to CS+ Projects (R01AN1826EJ)
- RX Family DMA Controller DMACA Control Module Using Firmware Integration Technology (R01AN2063EJ)
- RX Family Sample Program to use DTC module for sequence transfer Firmware Integration Technology (R01AN3434EJ)

# **Contents**

1.	Overview	3
1.1	DTC FIT Module	3
1.2	Overview of DTC FIT Module	3
1.3	Overview of APIs	5
1.4	DTC IP Version	5
2.	API Information	6
2.1	Hardware Requirements	
2.2	Software Requirements	
2.3	Supported Toolchain	
2.4	Interrupt Vector	6
2.5	Header Files	6
2.6	Integer Types	6
2.7	Compile Settings	7
2.8	Code Size	8
2.9	Arguments	9
2.10	Return Values	11
2.11	Callback function	11
2.12	Adding the FIT Module to Your Project	11
3.	API Functions	12
3.1	R_DTC_Open()	12
3.2	R_DTC_Close()	13
3.3	R_DTC_Create()	15
3.4	R_DTC_CreateSeq()	24
3.5	R_DTC_Control()	31
3.6	R_DTC_GetVersion()	36
4.	Pin Setting	37
5.	Appendices	37
5.1	Operation Confirmation Environment	37
5.2	Troubleshooting	38
6	Reference Documents	38

# 1. Overview

### 1.1 DTC FIT Module

The DTC FIT module can be combined with other FIT modules for easy integration into the target system.

The functions of DTC FIT module can be incorporated into software programs by means of APIs. For information on incorporating the DTC FIT module into projects, see "2.12 Adding the FIT Module to Your Project".

# 1.2 Overview of DTC FIT Module

The DTC FIT module supports 3 transfer modes:

- Normal transfer mode
- Repeat transfer mode
- Block transfer mode

Each mode can enable Chain transfer and Sequence transfer functionality or not. For additional details, see the "Data Transfer Controller" section of the User's Manual: Hardware.

The DTC is activated by interrupt requests from interrupt sources. The user should create transfer information corresponding to each activation source or many consecutive information elements in the case of chain transfers. Transfer information consists of a start address for source and destination and, configuration information controlling how the DTC will transfer the data. When the DTC in activated, it will read the corresponding Transfer information and start the transfer.

DTC reads start address of a Transfer data that belongs to a specified interrupt source in DTC Vector table. This Vector table is an array of 4 byte addresses and start address of Transfer data (n) that belong to interrupt source with vector number (n) will be stored at the row of table (element of array) having index (4 \* n).






Figure 1.1 DTC Vector and Transfer Information

The user must allocate a memory space for DTC Vector table on RAM area before using DTC and the size (in byte units) of allocated memory depends on the maximum vector number value of interrupt sources supported by DTC and it is specified by equate DTC\_VECTOR\_TABLE\_SIZE\_BYTES defined in file r\_dtc\_rx\_target.h for each MCU in "targets" folder; this default value is a value which supports all available activation source define in Interrupt Vector Table ( For example, if it is RX111, it is 0x3E4 (0x3E4 = 249 \* 4). if it is RX64M, it is 0x400 (0x400 = 256 \* 4).). The start address of DTC Vector table must be in 1-Kbyte units and user may also use the Linker to allocate Vector table at compilation time.

The DTC can work on 2 address modes: short mode and full mode. In short mode, the size of one Transfer data is 3 long words (12 bytes) and DTC can access to a 16-Mbyte memory space in the range 0x00000000 to 0x007FFFFF and 0xFF800000 to 0xFFFFFFFF. In full mode, the size of one Transfer data is 4 long words (16 bytes) and DTC can access to a 4-Gbyte memory space (0x00000000 to 0xFFFFFFFF).

By default, DTC will read Transfer data whenever an activation interrupt is raised. When there are 2 or many continuous active times just caused by an activation source, the user can skip the read process from the moment of second activation time to increase the performance of DTC because the content of Transfer data is already existed in DTC from the previous active time. To enable the Transfer Data Read Skip, the user can configure at initialization time by R\_DTC\_Open() or can use R\_DTC\_Control() with command DTC\_CMD\_DATA\_READ\_SKIP\_ENABLE.

To initialize DTC, the R\_DTC\_Open() is called. This function will start supplying clock to DTC, and write the start address of DTC vector table to DTC Vector Base Register (DTCVBR). When using the sequence transfer, DTC index table address is written to DTC index table base register (DTCIBR). Also the function initializes the settings for Transfer Data Read Skip, DTC address mode and the DTCER registers corresponding to the configuration selections of user in r\_dtc\_rx\_config.h.

The users shall provide configuration selections to R\_DTC\_Create() function to create Transfer data corresponding to a specific interrupt source. A Transfer data contains start address of source and destination and configuration information about how DTC will transfer data content from source to destination area. In R\_DTC\_Create(), the start address of Transfer data is stored in DTC vector table at the row according with the input vector number.

R\_DTC\_CreateSeq() creates the transfer information for sequence transfer and stores the start address of the transfer information at the specified location of the sequence number in DTC index table.

The R\_DTC\_Control() is used to select (or deselect) an interrupt as a DTC activation source, start or stop supplying clock to DTC, enable or disable Transfer Data Read Skip, abort the current chain transfer process, and enable or disable or abort the sequence transfer.

DTC is active when the activation source raises an interrupt. It will read the Transfer data corresponding to the vector number of activation interrupt to self-configure, and then transfer the data. Users can also use R\_DTC\_Control() to get the current status of DTC: whether DTC is in progress, the vector number of current active interrupt. The driver also support aborting the current Chain transfer process and sequence transfer process via R\_DTC\_Control() function.

# **Usage Conditions of DTC FIT Module**

The usage conditions of the module are as follows.

- The r\_bsp default lock function must be used.
- A single common bit must be used as the DMAC module stop setting bit and the DTC module stop setting bit.

# 1.3 Overview of APIs

Table 1-1 lists the API functions of DTC FIT module.

Table 1-1 API Functions

Function Name	Description
R_DTC_Open()	Initialization Processing
R_DTC_Close()	End Processing
R_DTC_Create() Register and Activation Source Setting Processing	
R_DTC_CreateSeq()	Register and Activation Source Setting Processing for sequence transfer
R_DTC_Control()	Operation Setting Processing
R_DTC_GetVersion() Version Information Acquisition Processing	

# 1.4 DTC IP Version

Table 1-2 lists relations about the DTC IP Version and target device.

The argument specifications of  $R_DTC_Create()$  function and the  $R_DTC_CreateSeq()$  function variable for the difference in DTC IP version. Refer to "3 API Functions".

Table 1-2 Lists of DTC IP Version

DTC IP Version	Target Device
DTCa	RX110 Group, RX111 Group, RX113 Group, RX130 Group
	<ul> <li>RX230 Group, RX231 Group, RX23T Group, RX24T Group, RX24U Group</li> </ul>
	RX64M Group
	RX71M Group
DTCb	RX65N Group

# 2. API Information

The names of the APIs of the DTC FIT module follow the Renesas API naming standard.

# 2.1 Hardware Requirements

The microcontroller used must support the following functionality.

- DTC (DTCa or DTCb)
- ICU

The DTC FIT module shall modify the DTCER registers in ICU module to select an Interrupt source as a DTC activation source.

# 2.2 Software Requirements

The DTC FIT module is dependent on the following packages.

• r\_bsp

# 2.3 Supported Toolchain

The operation of the DTC FIT module has been confirmed with the toolchain listed in "5.1 Operation Confirmation Environment".

# 2.4 Interrupt Vector

To enable the DTC interrupt corresponding to the channel specified by the argument and the interrupt source, execute the R\_DTC\_Create() function or the R\_DTC\_CreateSeq() function while the macro definition DTC is 1.

Table 2.1lists the interrupt vector used in the DTC FIT Module.

**Table 2.1 DTC Interrupt vector** 

Interrupt timing	struct member	
When data transfer a specified number of times finished, Interrupt occurs to CPU.	response_interrupt	DTC_INTERRUPT_AFTER_ALL_COMPLETE
Every time data transfer, Interrupt occurs to CPU.		DTC_INTERRUPT_PER_SINGLE_TRANSFER

# 2.5 Header Files

All the API calls and interface definitions used are listed in r\_dtc\_rx\_if.h.

Compile time configurable options are located in r\_dtc\_rx\_config.h. Both of these files should be included by the User's application. And r\_dtc\_rx\_target.h file should be included by User's application, when allocating a memory space for DTC Vector table on RAM area using DTC\_VECTOR\_TABLE\_SIZE\_BYTES definition.

# 2.6 Integer Types

This project uses ANSI C99. These types are defined in stdint.h.



# 2.7 Compile Settings

The configuration option settings for the DTC FIT module are specified in r\_dtc\_rx\_config.h.

The option names and setting values are described below.

Configuration options in r_dtc_rx_config.h			
#define	SPECIFY WHETHER TO INCLUDE CODE FOR API PARAMETER		
DTC_CFG_PARAM_CHECKING_ENABLE	CHECKING		
Note:	0: Compiles out parameter checking.		
The default value is the value of	1: Includes parameter checking.		
BSP_CFG_PARAM_CHECKING_ENABLE in the	Default value is set to BSP_CFG_PARAM_CHECKING_ENABLE to		
r_bsp_config.h file.	re-use the system default setting.		
#define	SPECIFY WHETHER THE DTCER REGISTERS WILL BE		
DTC_CFG_DISABLE_ALL_ACT_SOURCE	CLEARED IN R_DTC_OPEN()		
Note:	DTC_DISABLE: Do nothing.		
The default value is "DTC_ENABLE".	DTC_ENABLE: Clear all DTCER registers in R_DTC_Open().		
#define	SPECIFY WHICH ADDRESS MODE IS SUPPORTED BY DTC		
DTC_CFG_SHORT_ADDRESS_MODE	DTC_DISABLE: Select the Full-address mode.		
Note:	DTC_ENABLE: Select the Short-address mode.		
The default value is "DTC_DISABLE".			
#define	SPECIFY WHETHER THE TRANSFER DATA READ SKIP IS		
DTC_CFG_TRANSFER_DATA_READ_SKIP_EN	ENABLED		
Note:	DTC_DISABLE: Disable Transfer Data Read Skip.		
The default value is "DTC_ENABLE".	DTC_ENABLE: Enable Transfer Data Read Skip.		
#define	SPECIFY WHETHER THE DMAC FIT MODULE IS USED WITH		
DTC_CFG_USE_DMAC_FIT_MODULE	DTC FIT MODULE		
Note:	DTC_DISABLE: DMAC FIT module is not used with DTC FIT		
The default value is "DTC_ENABLE".	module.		
	DTC_ENABLE: DMAC FIT module is used with DTC FIT module.		
	When DMAC FIT module is not used and "DTC_ENABLE" is set,		
	the compiling error will be generated.		
#define	SPECIFY WHETHER THE SEQUENCE TRANSFER IS USED.		
DTC_CFG_USE_SEQUENCE_TRANSFER	DTC_DISABLE: SEQUENCE TRANSFER is not used.		
Note:	DTC_ENABLE: SEQUENCE TRANSFER is used.		
The default value is "DTC_DISABLE".			
	When defined as "DTC_ENABLE", set		
	DTC_CFG_SHORT_ADDRESS_MODE to "DTC_DISABLE".		
	When defined both this definition and		
	DTC_CFG_SHORT_ADDRESS_MODE as "DTC_ENABLE", the compiling error will be generated.		
	When defined as "DTC_ENABLE" for the MCU not supporting		
	sequence transfer, the compiling error will be generated as well.		
	soquenes transfer, the complining error will be generated as well.		

# 2.8 Code Size

Table 2-2 lists the code sizes of DTC FIT module.

Table 2-2 Code Sizes

MCU	Memory	Size (Note1, 2, 3, 4)		
RX111 ROM 998 bytes		998 bytes	es	
	RAM	9 bytes +2,024 bytes (Note5, 6)		
	Max. user stack	52 bytes		
	Max. interrupt stack	-		
RX231	ROM	1,236 bytes		
	RAM	9 bytes +2,024 bytes (Note5, 6)		
	Max. user stack	52 bytes		
	Max. interrupt stack	-		
RX65N	ROM	1,740 bytes (Note6)	1,920 bytes (Note7)	
	RAM	9 bytes +2,048 bytes (Note5, 6)	9 bytes +3,072 bytes (Note5, 6)	
	Max. user stack	56 bytes	56 bytes	
	Max. interrupt stack	-	-	
RX71M	ROM	1,664 bytes		
	RAM	9 bytes +2,048 bytes (Note5, 6)		
	Max. user stack	52 bytes		
	Max. interrupt stack	-		

Note 1 The memory sizes listed apply when the default settings listed in 2.7, "Compile Settings", are used. The memory sizes differ according to the definitions selected.

Note 2 Under confirmation conditions listed the following

- r\_dtc\_rx.c
- r\_dtc\_rx\_target.c
- Note 3 The required memory sizes differ according to the C compiler version and the compile conditions.
- Note 4 The memory sizes listed apply when the little endian. The above memory sizes also differ according to endian mode.
- Note 5 The DTC FIT module secures the memory required for the DTC Vector table and the DTC index table using the malloc() function. For this memory size, refer to #define DTC\_VECTOR\_TABLE\_SIZE\_BYTES in r\_dtc\_rx\_target.h.
- Note 6 Only when DTC\_CFG\_USE\_SEQUENCE\_TRANSFER set DTC\_DISABLE.
- Note 7 Only when DTC\_CFG\_USE\_SEQUENCE\_TRANSFER set DTC\_ENABLE.

# 2.9 Arguments

The structure for the arguments of the API functions is shown below. This structure is listed in r\_dtc\_rx\_if.h, and r\_dtc\_rx\_target\_if.h along with the prototype declarations of the API functions.

# 2.9.1 r\_dtc\_rx\_if.h

```
/* Short-address mode */
typedef struct st transfer data { /* 3 long words */
    uint32 t lw1;
    uint32 t lw2;
    uint32 t lw3;
} dtc transfer data t;
/* Full-address mode */
typedef struct st transfer data { /* 4 long words */
    uint32 t lw1;
    uint32 t lw2;
    uint32 t lw3;
    uint32 t lw4;
} dtc transfer data t;
/* Transfer data configuration */
/* Moved struct dtc transfer data cfg t to r dtc rx target if.h */
typedef enum e dtc command {
    DTC CMD DTC_START,
                                   /* DTC will accept activation requests.
    DTC CMD DTC STOP,
                                  /* DTC will not accept new activation request.
    DTC CMD ACT SRC ENABLE,
                     /\bar{*} Enable an activation source specified by vector number.
    DTC CMD ACT SRC DISABLE,
                     /* Disable an activation source specified by vector number.
    DTC_CMD_DATA_READ_SKIP_ENABLE, /* Enable Transfer Data Read Skip.
DTC_CMD_DATA_READ_SKIP_DISABLE, /* Disable Transfer Data Read Skip.
    DTC CMD STATUS GET,
                                          /* Get the current status of DTC.
    DTC CMD CHAIN TRANSFER ABORT
                                  /* Abort the current Chain transfer process.
    DTC_CMD_SEQUENCE_TRANSFER_ENABLE /* Enable sequence transfer
DTC_CMD_SEQUENCE_TRANSFER_DISABLE /* Disable Sequence transfer
    DTC_CMD_SEQUENCE_TRANSFER_DISABLE /* Disable Sequence transfer
DTC_CMD_SEQUENCE_TRANSFER_ABORT /* Abort sequence transfer
} dtc command t;
```

# 2.9.2 r\_dtc\_rx\_target\_if.h

dtc\_transfer\_data\_cfg\_t has different definition according to DTC IP Version.

#### 1. DTCa

```
typedef struct st dtc transfer data cfg {
                                                   /* DTC transfer mode
                                                                                    */
      dtc transfer mode t
                             transfer mode;
                                                   /* Size of data
      dtc data size t
                                data size;
                                                 /* Address mode of source
      dtc src addr mode t
                               src addr mode;
                               chain transfer enable;
      dtc chain transfer t
                                            /* Chain transfer is enabled or not
      dtc chain transfer mode t chain transfer mode;
                                           /* How chain transfer is performed
      dtc interrupt t
                                response interrupt;
                                           /* How response interrupt is raised
                                                                                    */
      dtc_repeat_block_side_t repeat_block_side;/* Side being repeat or block */
dtc_dest_addr_mode_t dest_addr_mode; /* Address mode of destination*/
                                source addr;
      uint32 t
                                                   /* Start address of source
                                                                                   */
      uint32 t
                                dest addr; /* Start address of destination
      uint32 t
                                transfer_count; /* Transfer count
      uint16 t
                                block size;
                                       /* Size of a block in block transfer mode */
                                                   /* Reserve bit
      uint16 t
                                rsv:
} dtc transfer_data_cfg_t;
```

### 2. DTCb

```
typedef struct st dtc transfer data cfg {
                                               /* DTC transfer mode
      dtc_transfer_mode_t transfer_mode;
                                               /* Size of data
      dtc data size t
                             data size;
      /* Address mode of source
                                        /* Chain transfer is enabled or not
      dtc chain transfer mode t chain transfer mode;
                                        /* How chain transfer is performed
                                                                              */
      dtc interrupt t
                             response interrupt;
                                        /* How response interrupt is raised
                                                                              */
      dtc_repeat_block_side_t repeat_block_side;/* Side being repeat or block */
      dtc_dest_addr_mode_t dest_addr_mode; /* Address mode of destination*/
uint32_t source_addr; /* Start address of source */
      uint32_t
                              dest_addr; /* Start address of destination
      uint32_t
                              transfer_count; /* Transfer count
      uint16 t
                             block_size;
                                    /* Size of a block in block transfer mode */
                                               /* Reserve bit
      uint16 t
                             rsv;
                             writeback disable;
      dtc write back t
                         /* Transfer information writeback is enabled or not
                                                                              */
      dtc sequence end t
                              sequence end;
                               /* Sequence transfer is continued or end
                                                                              */
      dtc refer index table t refer index table enable;
                               /* Index table reference is enabled or not
                                                                              */
                              disp add enable;
      dtc disp add t
                  /st Displacement value is added to the source address or not st/
} dtc transfer data cfg t;
```

#### 2.10 **Return Values**

The API function return values are shown below. This enumerated type is listed in r dtc rx if.h, along with the prototype declarations of the API functions.

```
/* DTC API error codes */
typedef enum e dtc err
   DTC SUCCESS DMAC BUSY = 0,
           /* One or some DMAC resources are locked by another process.
   DTC SUCCESS,
   DTC ERR OPENED,
                                  /* DTC was initialized already.
   DTC ERR NOT OPEN,
                                  /* DTC module is not initialized yet.
   DTC ERR INVALID ARG,
                                  /* Arguments are invalid.
   DTC_ERR_INVALID_COMMAND,
                                  /* Command parameters are invalid.
   DTC ERR NULL PTR,
                                  /* Argument pointers are NULL.
   DTC ERR BUSY
                       /* The DTC resources are locked by another process.
                                  /* Data transfer is in progress
   DTC ERR ACT
} dtc err t;
```

#### 2.11 Callback function

DTC FIT module don't use callback function.

#### 2.12 Adding the FIT Module to Your Project

This module must be added to each project in which it is used. Renesas recommends using "Smart Configurator" described in (1) or (3). However, "Smart Configurator" only supports some RX devices. Please use the methods of (2) or (4) for unsupported RX devices.

- (1) Adding the FIT module to your project using "Smart Configurator" in e<sup>2</sup> studio By using the "Smart Configurator" in e<sup>2</sup> studio, the FIT module is automatically added to your project. Refer to "Renesas e<sup>2</sup> studio Smart Configurator User Guide (R20AN0451)" for details.
- (2) Adding the FIT module to your project using "FIT Configurator" in e<sup>2</sup> studio By using the "FIT Configurator" in e<sup>2</sup> studio, the FIT module is automatically added to your project. Refer to "Adding Firmware Integration Technology Modules to Projects (R01AN1723)" for details.
- (3) Adding the FIT module to your project using "Smart Configurator" on CS+ By using the "Smart Configurator Standalone version" in CS+, the FIT module is automatically added to your project. Refer to "Renesas e<sup>2</sup> studio Smart Configurator User Guide (R20AN0451)" for details.
- (4) Adding the FIT module to your project in CS+ In CS+, please manually add the FIT module to your project. Refer to "Adding Firmware Integration Technology Modules to CS+ Projects (R01AN1826)" for details.

# 3. API Functions

# 3.1 R\_DTC\_Open()

This function is run first when using the APIs of the DTC FIT module.

### **Format**

```
dtc_err_t R_DTC_Open(
    void
)
```

### **Parameters**

None

### **Return Values**

```
DTC_SUCCESS: /* Successful operation */
DTC_ERR_OPENED: /* DTC has been initialized already. */
DTC ERR BUSY: /* Resource has been locked by other process. */
```

# **Properties**

Prototype declarations are contained in r\_dtc\_rx\_if.h.

### **Description**

Locks\*1 the DTC and starts supplying clock to DTC, then initializes DTC vector table, address mode, Data Transfer Read Skip. When setting DTC\_CFG\_DISABLE\_ALL\_ACT\_SOURCE to DTC\_ENABLE in r\_dtc\_rx\_config.h, all DTCER registers are cleared. When setting DTC\_CFG\_USE\_SEQUENCE\_TRANSFER to DTC\_ENABLE, the area used in DTC index table is secured.

Note: 1. The DTC FIT module uses the r\_bsp default lock function. As a result, the DTC is in the locked state after a successful end.

### Reentrant

Function shall protect the code accessing to global variables and DTC registers by hardware lock BSP\_LOCK\_DTC supported by BSP module.

# **Example**

```
dtc_err_t ret;
/* Call R_DTC_Open() */
ret = R DTC Open();
```

# **Special Notes:**

Set #define BSP\_CFG\_HEAP\_BYTES in r\_bsp\_config.h to the value greater than #define DTC\_VECTOR\_TABLE\_SIZE\_BYTES in r\_dtc\_rx\_target.h.

This is to secure the DTC Vector table area using the malloc() function in the DTC FIT module.

# 3.2 R\_DTC\_Close()

This function is used to release the resources of the DTC.

# **Format**

```
dtc_err_t R_DTC_Close(
     void
)
```

### **Parameters**

None

### **Return Values**

```
DTC_SUCCESS: /* Successful operation */
DTC_SUCCESS_DMAC_BUSY /* Successful operation.
One or some DMAC resources are locked. */
```

# **Properties**

Prototype declarations are contained in r\_dtc\_rx\_if.h.

# Description

Unlocks\*1 the DTC and disable all DTC activation source by clearing the DTC Activation Enable Register DTCERn; stop supplying clock to DTC and put it to Module stop state.

If in addition all DMAC channels have been unlocked, the function sets the DMAC and DTC to the module stop state.  $^{*2}$ 

Note: 1. The DTC FIT module uses the r\_bsp default lock function. As a result, the DTC is in the unlocked state after a successful end.

2. Because a shared bit is used as both the DMAC module stop setting bit and the DTC module stop setting bit, the function confirms that all DMAC channels are unlocked before making the module stop setting. (For details, see the "Low Power Consumption" section in the User's Manual: Hardware.

Change the processing method to match the combination of modules used, as shown below.

DMAC Control	DTC Control	Processing Method
DMACA FIT module	DTC FIT module	See case 1.
(lock function control function present, DTC lock state checking function present)	(lock function control function present, DMAC lock state checking function present)	
Other than the above		See case 2.

# Case 1: Using the r\_bsp Default Lock Function and Controlling the DMAC with the DMAC FIT Module\*1

The function uses the r\_bsp default lock function to confirm that all DMAC channels are unlocked and that the DTC is unlocked, then puts the DTC into the module stop state.

Note: 1. A necessary condition is that the DMAC FIT module has a module stop control function that confirms the locked state of the DTC.

### **Case 2: Control Other Than the Above**

The user must provide code to confirm that all DMAC channels are unlocked and that the DTC is unlocked (not in use). The DTC FIT module includes an empty function for this purpose.

If the r\_bsp default lock function is not used, insert the program code for checking the locked/unlocked state of all the DMAC channels and the DTC after the line marked /\* do something \*/ in the r\_dtc\_check\_DMAC\_locking\_byUSER() function in the file r\_dtc\_rx\_target.c.

Note that bool type shown below should be used for the return value of the r\_dtc\_check\_DMAC\_locking\_byUSER() function.

# Returns value of r\_dtc\_check\_DMAC\_locking\_byUSER()

```
true /* All DMAC channels are unlocked. */
false /* One or some DMAC channels are locked. */
```

#### Reentrant

Function shall protect the code accessing to global variables and DTC registers by hardware lock BSP\_LOCK\_DTC supported by BSP module.

# Example

```
dtc_err_t ret;
ret = R_DTC_Close();
```

# **Special Notes:**

When controlling the DMAC without using the DMAC FIT module, make sure to monitor the usage of the DMAC and control locking and unlocking of the DMAC so that calling this function does not set the DMAC to the module stop state. Note that even if the DMAC has not been activated, it is necessary to keep it in the locked state when not making DMAC transfer settings.

#### 3.3 R\_DTC\_Create()

This function is used to make DTC register settings and to specify the activation source.

### **Format**

```
dtc err t R DTC Create(
    dtc activation source t act source,
    dtc transfer data t *p transfer data,
   dtc transfer data cfg t *p_data_cfg,
    uint32 t chain transfer nr
```

### **Parameters**

act source

Activation source

\* p\_transfer\_data

Pointer to start address of Transfer data area on RAM

\* p\_data\_cfg

Pointer to settings for Transfer data

In the case of DTCb, the setting to the following structure members is invalid. This function sets the following values.

```
p_data_cfg->writeback_disable = DTC_WRITEBACK_ENABLE;
p_data_cfg->sequence_end = DTC_SEQUENCE_TRANSFER_CONTINUE;
p_data_cfg->refer_index_table_enable = DTC_REFER_INDEX_TABLE_DISABLE;
p_data_cfg->disp_add_enable = DTC_SRC_ADDR_DISP_ADD_DISABLE;
```

chain transfer nr

Number of chain transfer

The number of Transfer data and corresponding configurations is (number of chain transfer + 1). Example: if chain\_transfer\_nr = 1, it means that there are 2 continuous Transfer data and 2 corresponding configurations and the first configuration enable the chain transfer.

The type definition of a Transfer data (\* p\_transfer\_data) depends on the address mode and the details are shown as below and the users will use this data type to allocate memory for Transfer data exactly:

```
#if (1 == DTC CFG SHORT ADDRESS MODE) /* Short address mode */
typedef struct st_transfer data { /* 3 long words */
    uint32 t lw1;
    uint32 t lw2;
    uint32 t lw3;
} dtc transfer data t;
#else /* Full-address mode */
typedef struct st transfer data { /* 4 long words */
    uint32_t lw1;
    uint32_t lw2;
    uint32_t lw3;
   uint32 t lw4;
} dtc transfer data t;
#endif
```

RENESAS

The type of "Pointer to settings for Transfer data(\* p\_data\_cfg)" is different by the DTC IP version. The data structure of configuration is below:

### 1. DTCa

```
typedef struct st dtc transfer data cfg {
     dtc transfer mode t transfer mode;
                                               /* DTC transfer mode
                                               /* Size of data
     dtc data size t
                             data size;
     dtc_src_addr_mode_t
dtc_chain_transfer_t
                                              /* Address mode of source
                             src addr mode;
                             chain transfer enable;
                                        /* Chain transfer is enabled or not
     dtc chain transfer mode t chain transfer mode;
                                       /* How chain transfer is performed
     dtc interrupt t
                             response interrupt;
                                       /* How response interrupt is raised
                                                                              */
     dtc_repeat_block_side_t repeat_block_side;/* Side being repeat or block */
     dtc_dest_addr_mode_t dest_addr_mode; /* Address mode of destination*/
     uint32 t
                             source addr;
                                              /* Start address of source
                                                                             */
     uint32_t
                             dest addr; /* Start address of destination
     uint32_t
                             transfer count; /* Transfer count
                                                                              * /
     uint16 t
                             block size;
                                /st Size of a block in block transfer mode st/
                                               /* Reserve bit
     uint16 t
                             rsv:
} dtc transfer data cfg t;
```

### 2. DTCb

```
typedef struct st dtc transfer data cfg {
                                                 /* DTC transfer mode
      dtc_transfer_mode_t transfer_mode;
                                                 /* Size of data
      dtc_data_size_t
                              data size;
                                                 /* Address mode of source
      dtc_src_addr_mode_t
                             src addr mode;
      dtc chain transfer t
                              chain transfer enable;
                                          /* Chain transfer is enabled or not
      dtc chain transfer mode t chain transfer mode;
                                          /* How chain transfer is performed
      dtc interrupt t
                               response interrupt;
                                          /* How response interrupt is raised
      dtc_repeat_block_side_t repeat_block_side;/* Side being repeat or block */
dtc_dest_addr_mode_t dest_addr_mode; /* Address mode of destination*/
                                                 /* Start address of source
      uint32 t
                               source addr;
                               dest addr; /* Start address of destination
                                                                                 */
      uint32 t
                                                                                 */
      uint32 t
                               transfer count; /* Transfer count
      uint16 t
                               block size;
                                     /* Size of a block in block transfer mode */
                                                  /* Reserve bit
      uint16 t
                               rsv;
      dtc write back t
                               writeback disable;
                          /* Transfer information writeback is enabled or not
      dtc sequence end t
                              sequence end;
                                 /* Sequence transfer is continued or end
      dtc_refer_index_table_t refer_index_table_enable;
                                 /* Index table reference is enabled or not
      dtc disp add t
                               disp add enable;
                   /* Displacement value is added to the source address or not */
} dtc transfer data_cfg_t;
```

The following enumerate definitions indicate configurable options for above structures:

```
/* Configurable options for DTC Transfer mode */
typedef enum e_dtc_transfer_mode
   } dtc transfer mode t;
/* Configurable options for DTC Data transfer size */
typedef enum e dtc data size
   } dtc data size t;
/* Configurable options for Source address addressing mode */
typedef enum e dtc src addr mode
   DTC_SRC_ADDR_FIXED = (0),
DTC_SRC_ADDR_INCR = (2 << 2),
                                 /* = (0 << 2): Source address is fixed. */
                     /* Source address is incremented after each transfer. */
   DTC SRC ADDR DECR = (3 << 2),
                     /* Source address is decremented after each transfer. */
} dtc src addr mode t;
/* Configurable options for Chain transfer */
typedef enum e dtc chain transfer
                                             /* Disable Chain transfer. */
   DTC_CHAIN_TRANSFER_DISABLE = (0), /* Disable Chain transfer. */ DTC_CHAIN_TRANSFER_ENABLE = (1 << 7), /* Enable Chain transfer. */
} dtc chain transfer t;
/* Configurable options for how chain transfer is performed */
typedef enum e dtc chain transfer mode
   DTC CHAIN TRANSFER CONTINUOUSLY = (0),
                 /* = (0 << 6): Chain transfer is performed continuously. */
   DTC CHAIN TRANSFER NORMAL = (1 << 6)
/* Chain transfer is performed only when the counter is changed to 0 or CRAH. */
} dtc chain transfer mode t;
/* Configurable options for Interrupt */
typedef enum e dtc interrupt
{
   DTC INTERRUPT AFTER ALL COMPLETE = (0),
    /* Interrupt is generated when specified data transfer is completed. */
   DTC INTERRUPT PER SINGLE TRANSFER = (1 << 5)
     /* Interrupt is generated when each transfer time is completed. */
} dtc interrupt t;
/* Configurable options for Side to be repeat or block */
typedef enum e dtc repeat block side
   DTC REPEAT BLOCK DESTINATION = (0),
    /* = (0 << 4): Destination is repeat or block area. */
   DTC REPEAT BLOCK SOURCE = (1 << 4)
     /* Source is repeat or block area. */
} dtc repeat block side t;
```

```
/* Configurable options for Destination address addressing mode */
typedef enum e dtc dest addr mode
    DTC DES ADDR FIXED = (1 << 2), /* Destination address is fixed. */
    DTC DES ADDR INCR = (2 << 2),
        /* Destination address is incremented after each transfer. */
    DTC DES ADDR DECR = (3 << 2)
        /* Destination address is decremented after each transfer. */
} dtc dest addr mode t;
/* Configurable options to write back transfer information */
typedef enum e dtc write back
      DTC_WRITEBACK_ENABLE = (0), /* Writeback is enabled */ DTC_WRITEBACK_DISABLE = (1) /* Writeback is disabled */
} dtc write back t;
/* Configurable option to continue/end sequence transfer */
typedef enum e dtc sequence end
      DTC_SEQUENCE_TRANSFER_CONTINUE = (0), /* Sequence transfer is continued */
      DTC SEQUENCE TRANSFER END
                                  = (1) /* Sequence transfer is ended */
} dtc sequence end t;
/* Configurable options for index table reference */
typedef enum e dtc refer index table
      DTC REFER INDEX TABLE DISABLE = (0), /* Index table is not referred */
      DTC REFER INDEX TABLE ENABLE = (1 << 1) /* Index table is referred */
} dtc refer index table t;
/* Configurable options to add/not to add Displacement value to the destination
address */
typedef enum e dtc disp add
      DTC SRC ADDR DISP ADD DISABLE = (0),
                  /* Displacement value is not added to the source address */
      DTC SRC ADDR DISP ADD ENABLE = (1)
                  /* Displacement value is added to the source address */
} dtc disp add t;
```

The transfer\_count is set from 1 to 65536 in Normal transfer mode and Block transfer mode, from 1 to 256 in Repeat transfer mode.

The block size value is set from 1 to 256 in Block transfer mode.

In short address mode, the start address of Transfer data (second argument), source area and destination area is in range (0x00000000 to 0x007FFFFF and 0xFF800000 to 0xFFFFFFFF).

# **Return Values**

```
DTC_SUCCESS /* Successful operation */
DTC_ERR_NOT_OPEN /* DTC is not initialized yet. */
DTC_ERR_INVALID_ARG /* Parameters are invalid. */
DTC_ERR_NULL_PTR /* Argument pointers are NULL. */
```

# **Properties**

Prototype declarations are contained in r\_dtc\_rx\_if.h.

# **Description**

Writes the configuration to Transfer data.

Writes the start address of Transfer data corresponding to interrupt number into DTC vector table.

### Reentrant

Function shall protect the code accessing to global variables and DTC registers by hardware lock BSP\_LOCK\_DTC supported by BSP module.

# **Example**

### Case 1: In the case of No chain transfer

```
dtc transfer data cfg t td cfg;
dtc activation source t act src = DTCE ICU SWINT; /* activation source is
Software Interrupt */
dtc transfer data t transfer data; /* assume that DTC address mode is full
mode */
dtc err t ret;
uint32 t src = 1234;
uint32 t des[3];
uint8 t ien bk;
/* create the configuration - no chain transfer */
/* Source address addressing mode is FIXED
 * Data size is 32 bits (long word)
 * DTC transfer mode is Repeat mode & Source side is repeat area
 * Interrupt is raised after each single transfer
* Chain transfer is disabled
*/
td cfg.chain transfer enable = DTC CHAIN TRANSFER DISABLE;
td cfg.chain transfer mode = (dtc chain transfer mode t)0;
td cfg.source addr
                          = (uint32 t) &src;
td_cfg.dest addr
                          = (uint32 t) des;
                          = 1;
td cfg.transfer count
td cfg.block size
                           = 3;
/* Disable Software interrupt request before calling R DTC Create() */
ien bk = ICU.IER[3].BIT.IEN3 ; /* store old setting */
ICU.IER[3].BIT.IEN3 = 0;
/* Calling to R DTC Create() */
ret = R DTC Create(act src, &transfer data, &td cfg, 0);
/* Restore the setting for Software interrupt request */
ICU.IER[3].BIT.IEN3 = ien bk;
```

### Case 2: In the case of ONE chain transfer

```
dtc transfer data cfg t td cfg[2]; /* need 2 configuration sets */
dtc activation source t act src = DTCE ICU SWINT;
                       /* activation source is Software Interrupt */
uint32 t transfer data[8];
        /* for 2 Transfer data; assume that DTC address mode is full mode */
dtc_err_t ret,
uint32_t src = 1234;
    des[3];
                         /* The destination for first Transfer data */
                         /* The destination for second Transfer data */
uint32 t des2[3];
uint8 t ien bk;
/* create the configuration 1 - support chain transfer */
/* Source address addressing mode is FIXED
 * Destination address addressing mode is INCREMENTED
* Data size is 32 bits (long word)
* DTC transfer mode is Normal mode
* Interrupt is raised after each single transfer
* Chain transfer is enabled
^{\star} Chain transfer is performed after when transfer counter is set to 0
*/
td cfg[0].chain_transfer_enable = DTC_CHAIN_TRANSFER_ENABLE;
td_cfg[0].chain_transfer_mode = DTC_CHAIN_TRANSFER_NORMAL;
td_cfg[0].transfer_count = 1;
td cfg[0].block size
                           = 3;
/* create the configuration 2 - no chain transfer */
/* Source address addressing mode is FIXED
* Destination address addressing mode is INCREMENTED
* Data size is 32 bits (long word)
* DTC transfer mode is Normal mode
* Interrupt is raised after each single transfer
* Chain transfer is disabled
*/
td cfg[1].chain transfer enable = DTC CHAIN TRANSFER DISABLE;
td cfg[1].chain transfer mode = (dtc chain transfer mode t)0;
td cfg[1].source addr
                        = (uint32 t) & src;
td cfg[1].dest addr = (uint32_t)des2; /* transfer from source to des 2*/
```

```
/* Disable Software interrupt request before calling R_DTC_Create() */
ien_bk = ICU.IER[3].BIT.IEN3; /* store old setting */
ICU.IER[3].BIT.IEN3 = 0;

/* Call R_DTC_Create() */
ret = R_DTC_Create(act_src, transfer_data, td_cfg, 1); /* The fourth argument indicates that there's one chain transfer enabled in first Transfer data */

/* Restore the setting for Software interrupt request */
ICU.IER[3].BIT.IEN3 = ien_bk;
```

# Case 3: In the case of multiple source registration

```
dtc transfer data cfg t td cfg sw;
dtc_transfer_data_cfg_t td_cfg_cmt;
dtc_activation_source_t act_src_sw = DTCE ICU SWINT;
                                /* activation source is Software Interrupt */
dtc_activation_source_t act_src_cmt = DTCE_CMT0 CMI0;
                                /* activation source is CMT Interrupt */
dtc transfer data t transfer_data_sw;
                                /* assume that DTC address mode is full mode */
dtc transfer data t transfer data cmt;
                               /* assume that DTC address mode is full mode */
dtc err t ret;
uint32 t src sw = 1234;
uint32_t src_cmt = 5678;
uint32 t des sw[3];
uint32 t des cmt[3];
uint8 t ien bk;
/* create the configuration - no chain transfer */
/* Source address addressing mode is FIXED
* Data size is 32 bits (long word)
* DTC transfer mode is Repeat mode & Source side is repeat area
* Interrupt is raised after each single transfer
* Chain transfer is disabled
*/
td cfg sw.src addr mode = DTC SRC ADDR FIXED;
td cfg sw.data size = DTC DATA SIZE LWORD;
td cfg sw.transfer mode = DTC TRANSFER MODE REPEAT;
td cfg sw.dest addr mode = DTC DES ADDR INCR;
td cfg sw.repeat block side = DTC REPEAT BLOCK SOURCE;
td cfg sw.response interrupt = DTC INTERRUPT PER SINGLE TRANSFER;
td cfg sw.chain transfer enable = DTC CHAIN TRANSFER DISABLE;
td_cfg_sw.chain_transfer_mode = (dtc_chain_transfer_mode_t)0;
td cfg sw.source addr = (uint32 t)&src sw;
td cfg sw.dest addr = (uint32 t)des sw;
td cfg sw.transfer count = 1;
td cfg sw.block size = 3;
/* Disable Software interrupt request before calling R DTC Create() */
ien bk = ICU.IER[3].BIT.IEN3 ; /* store old setting */
ICU.IER[3].BIT.IEN3 = 0;
```

```
/* Calling to R DTC Create() */
ret = R DTC Create(act src sw, &transfer data sw, &td cfg sw, 0);
/* Restore the setting for Software interrupt request */
ICU.IER[3].BIT.IEN3 = ien bk;
/* create the configuration - no chain transfer */
/* Source address addressing mode is FIXED
* Data size is 32 bits (long word)
* DTC transfer mode is Repeat mode & Source side is repeat area
* Interrupt is raised after each single transfer
* Chain transfer is disabled
td cfg cmt.src addr mode = DTC SRC ADDR FIXED;
td_cfg_cmt.data_size = DTC DATA SIZE LWORD;
td cfg cmt.transfer mode = DTC TRANSFER MODE REPEAT;
td cfg cmt.dest addr mode = DTC DES ADDR INCR;
td cfg cmt.repeat block side = DTC REPEAT BLOCK SOURCE;
td cfg cmt.response interrupt = DTC INTERRUPT PER SINGLE TRANSFER;
td cfg cmt.chain transfer enable = DTC CHAIN TRANSFER DISABLE;
td cfg cmt.chain transfer mode = (dtc chain transfer mode t)0;
td cfg cmt.source addr = (uint32 t)&src cmt;
td cfg cmt.dest addr = (uint32 t)des cmt;
td cfg cmt.transfer count = 1;
td cfg cmt.block size = 3;
/* Calling to R DTC Create() */
ret = R DTC Create(act src cmt, &transfer data cmt, &td cfg cmt, 0);
R CMT CreateOneShot(10000, &cmt callback, &cmt channel);
```

### Special Notes:

Before calling R\_DTC\_Create(), user must disable the current interrupt request (the interrupt source is passed to R\_DTC\_Create()) by clearing Interrupt Request Enable bit IERm.IENj:

```
ICU.IER[m].BIT.IENj = 0;
```

Then, enable the interrupt request disabled after R\_DTC\_Create() is ended.

The correspondence between IERm.IENj bit and interrupt source is described in Interrupt Vector Table, chapter Interrupt Controller (ICU) of User's Manual: Hardware.

# 3.4 R\_DTC\_CreateSeq()

This function performs the setting of the DTC register used in the sequence transfer and the activation source.

### **Format**

```
dtc_err_t R_DTC_CreateSeq(
   dtc_activation_source_t act_source,
   dtc_transfer_data_t *p_transfer_data,
   dtc_transfer_data_cfg_t *p_data_cfg,
   uint32_t sequence_transfer_nr,
   uint8_t sequence_no)
)
```

# **Parameters**

act\_source

Activation source

\* p\_transfer\_data

Pointer to the start address in the transfer information area in RAM.

\* p\_data\_cfg

Pointer to the transfer information setting

Set the following structure members.

```
p_data_cfg->writeback_disable
p_data_cfg->sequence_end
p_data_cfg->refer_index_table_enable
p_data_cfg->disp_add_enable
```

sequence\_transfer\_nr

*Transfer information counts per sequence transfer (0 - 4294967295)* 

sequence_transfer_nr	Description
0	When transfer request for the sequence number (sequence_no) specified is generated, the setting is made to output CPU interrupt request without starting the sequence.
1 - 4294967295	When transfer request for the sequence number (sequence_no) specified is generated, the transfer information for the sequence transfer is set.
	Prepare transfer information about the number to be specified sequence_transfer_nr in advance, and set the start address of the transfer information to *p_data_cfg.

sequence\_no

 $Sequence\ number\ (0$  - 255)

The type definition of the transfer information and the data structure are the same as R\_DTC\_Create(). Total of 256 ways of the sequence information can be set.

### **Return Values**

```
DTC_SUCCESS /* Successful operation */
DTC_ERR_NOT_OPEN /* DTC is not initialized yet. */
DTC_ERR_INVALID_ARG /* Arguments are invalid. */
DTC_ERR_NULL_PTR /* Argument pointers are NULL. */
```

# **Properties**

Prototype declarations are contained in r\_dtc\_rx\_if.h.

# **Description**

This function writes the setting information to the transfer information.

Start address of the transfer information for the sequence number is written to DTC index table.

### Reentrant

Function shall protect the code accessing to global variables and DTC registers by hardware lock BSP\_LOCK\_DTC supported by BSP module.

# **Example**

Examples of asynchronous serial receiving by the sequence transfer based on the Receive FIFO Full Interrupt (RXI) as DTC activation source is explained as follows. SCI used is Channel 10. Sequence transfer is automatically started according to 1 bit data (cmnd) received first from external communication device.

# Case 1:

After receiving cmnd= "00h" from external communication device, SCI10 receive FIFO threshold is changed to 4 bytes, then, 4 bytes data output from external communication device is received, and is stored in the RAM by DTC transfer.

Table 3-1 Transfer information specified in Case 1

Member	Transfer information 1	Transfer information 2	Transfer information 3
transfer_mode	Normal transfer	Block transfer	Normal transfer
data_size	8 bits	16 bits	8 bits
src_addr_mode	Fix source address	Fix source address	Fix source address
chain_transfer_enable	Disable chain transfer	Enable chain transfer	Disable chain transfer
chain_transfer_mode	Perform chain transfer continuously (setting disabled)	Perform chain transfer continuously Perform chain tran continuously (settir disabled)	
response_interrupt	Generate interrupt after the specified data transfer is complete.	Generate interrupt after the specified data transfer is complete.	Generate interrupt after the specified data transfer is complete.
repeat_block_side  Destination is repeat or block area (setting disabled)		Destination is repeat or block area	Destination is repeat or block area (setting disabled)
dest_addr_mode Fix destination address		Increment destination Address per transfer Fix destination address	
source_addr ROM dtc_fcrh_data[0] Address		SCI10.FRDR register address	ROM g_dtc_fcrh_cmnd address
dest_addr SCI10.FCR.H reg Address		RAM g_dtc_rx_buf0[0] address	SCI10.FCR.H register address
transfer_count	1	1	1
block_size	(Setting disabled)	4	(Setting disabled)
writeback_disable No write back		No write back	No write back
sequence_end	Continue sequence transfer	Continue sequence transfer	End sequence transfer
refer_index_table_enable	Not refer to	Not refer to	Not refer to
	index table	index table	index table
disp_add_enable  Not add Displacement value to the source address		Not add Displacement value to the source address	Not add Displacement value to the source address

```
#include "platform.h"
#include "r dtc rx if.h"
#define CMND0 RCV NUM (4)
#define CMND0 RCV FIFO TRG (4)
#define CMNDO FCRH DATA ((uint8 t) (0xF0 | CMNDO RCV FIFO TRG))
#define CMND0 INFO NUM (3)
dtc transfer data cfg t g dtc pre seqinfo cmnd0[CMND0 INFO NUM];
dtc transfer data t g dtc seqinfo cmnd0[CMND0 INFO NUM];
uint16 t g dtc rx buf0[CMND0 RCV NUM];
const uint8 t g dtc fcrh cmnd = 0xF1;
static const uint8 t dtc fcrh data[] =
      CMNDO FCRH DATA,
      CMND1 FCRH DATA,
      CMND2 FCRH DATA,
      CMND3 FCRH DATA
};
void dtc pre seqinfo cmnd0 init(void);
void main (void)
      dtc err t ret;
      dtc activation source t act source;
      uint32_t sequence_transfer_nr;
      uint8_t sequence_no;
      uint8_t ien_bk;
      /* ---- DTC sequence transfer information for Cmnd0 ---- */
      dtc pre seqinfo cmnd0 init();
      act source = DTCE SCI10 RXI10;
      sequence_transfer_nr = CMND0 INFO NUM;
      sequence no = 0;
      ien bk = IEN(SCI10,RXI10); /* IEN(x,x)->ICU.IER[z].BIT.IENz;*/
      IEN(SCI10,RXI10) = 0;
      ret = R DTC CreateSeq(act source,
                             &g dtc seqinfo cmnd0[0],
                             &g dtc pre seqinfo cmnd0[0],
                             sequence transfer nr,
                             sequence no);
      IEN(SCI10,RXI10) = ien bk;
void dtc pre seqinfo cmnd0 init(void)
      /* [1st] Sequence transfer information -
               Changing the SCI10 Receive FIFO trigger */
      /* MRA */
      g dtc pre seqinfo cmnd0[0].transfer mode = DTC TRANSFER MODE NORMAL;
      g dtc pre seqinfo cmnd0[0].data size = DTC DATA SIZE BYTE;
      g dtc pre seqinfo cmnd0[0].src addr mode = DTC SRC ADDR FIXED;
      g dtc pre seqinfo cmnd0[0].writeback disable = DTC WRITEBACK DISABLE;
      /* MRB */
      g dtc pre seqinfo cmnd0[0].chain transfer enable =
                                          DTC CHAIN TRANSFER DISABLE;
```

```
g dtc pre seqinfo cmnd0[0].chain transfer mode =
                                    DTC CHAIN TRANSFER CONTINUOUSLY;
g dtc pre seqinfo_cmnd0[0].response_interrupt =
                                    DTC INTERRUPT AFTER ALL COMPLETE;
g dtc pre seqinfo cmnd0[0].repeat block side =
                                    DTC REPEAT BLOCK DESTINATION;
g dtc pre seqinfo cmnd0[0].dest addr mode = DTC DES ADDR FIXED;
g dtc pre seqinfo cmnd0[0].refer index table enable =
                                    DTC REFER INDEX TABLE DISABLE;
g dtc pre seqinfo cmnd0[0].sequence end =
                                    DTC SEQUENCE TRANSFER CONTINUE;
/* MRC */
g dtc pre seqinfo cmnd0[0].disp add enable =
                                    DTC SRC ADDR DISP ADD DISABLE;
/* SAR */
g dtc pre seqinfo cmnd0[0].source addr = (uint32 t)&dtc fcrh data[0];
/* DAR */
g dtc pre seqinfo cmnd0[0].dest addr = (uint32 t)&SCI10.FCR.BYTE.H;
/* CRA, CRB */
g dtc pre seqinfo cmnd0[0].transfer count = 1;
/* [2nd] Sequence transfer information -
         transfers the received data from SCI10.FRDR to RAM */
/* MRA */
g dtc pre seqinfo cmnd0[1].transfer mode = DTC TRANSFER MODE BLOCK;
g_dtc_pre_seqinfo_cmnd0[1].data_size = DTC DATA SIZE WORD;
g_dtc_pre_seqinfo_cmnd0[1].src_addr_mode = DTC SRC ADDR FIXED;
g dtc pre seqinfo cmnd0[1].writeback disable = DTC WRITEBACK DISABLE;
/* MRB */
g_dtc_pre_seqinfo_cmnd0[1].chain transfer enable =
                                      DTC CHAIN TRANSFER ENABLE;
g dtc pre seqinfo cmnd0[1].chain transfer mode =
                                      DTC CHAIN TRANSFER CONTINUOUSLY;
g dtc pre seqinfo cmnd0[1].response interrupt =
                                      DTC INTERRUPT AFTER ALL COMPLETE;
g dtc pre seqinfo cmnd0[1].repeat block side =
                                      DTC REPEAT BLOCK DESTINATION;
g dtc pre seqinfo cmnd0[1].dest addr mode = DTC DES ADDR INCR;
g dtc pre seqinfo cmnd0[1].refer index table enable =
                                      DTC REFER INDEX TABLE DISABLE;
g dtc pre seqinfo cmnd0[1].sequence end =
                                      DTC SEQUENCE TRANSFER CONTINUE;
/* MRC */
g dtc pre seqinfo cmnd0[1].disp add enable =DTC SRC ADDR DISP ADD DISABLE;
/* SAR */
g dtc pre seqinfo cmnd0[1].source addr = (uint32 t)&SCI10.FRDR.WORD;
/* DAR */
g dtc pre seqinfo cmnd0[1].dest addr = (uint32 t)&g dtc rx buf0[0];
/* CRA, CRB */
q dtc pre seqinfo cmnd0[1].transfer count = 1;
g dtc pre seqinfo cmnd0[1].block size = CMND0 RCV FIFO TRG;
/* [3rd] Sequence transfer information -
         Changing the SCI10 Receive FIFO trigger to 1 */
/* MRA */
g_dtc_pre_seqinfo_cmnd0[2].transfer_mode = DTC TRANSFER MODE NORMAL;
g_dtc_pre_seqinfo_cmnd0[2].data_size = DTC DATA SIZE BYTE;
g dtc pre seqinfo cmnd0[2].src addr mode = DTC SRC ADDR FIXED;
g dtc pre seqinfo cmnd0[2].writeback disable = DTC WRITEBACK DISABLE;
/* MRB */
```

```
g dtc pre seqinfo cmnd0[2].chain transfer enable =
                                             DTC CHAIN TRANSFER DISABLE;
     g dtc pre seqinfo cmnd0[2].chain transfer mode =
                                             DTC CHAIN TRANSFER CONTINUOUSLY;
     g dtc pre seqinfo cmnd0[2].response_interrupt =
                                             DTC INTERRUPT AFTER ALL COMPLETE;
     g dtc pre seqinfo cmnd0[2].repeat block side =
                                             DTC REPEAT BLOCK DESTINATION;
     g dtc pre seqinfo cmnd0[2].dest addr mode = DTC DES ADDR FIXED;
     g dtc pre seqinfo cmnd0[2].refer index table enable=
                                             DTC REFER INDEX TABLE DISABLE;
     g_dtc_pre_seqinfo_cmnd0[2].sequence_end = DTC_SEQUENCE_TRANSFER END;
      /* MRC */
     g dtc pre seqinfo cmnd0[2].disp add enable =DTC SRC ADDR DISP ADD DISABLE;
      /* SAR */
     g dtc pre seqinfo cmnd0[2].source addr = (uint32 t)&g dtc fcrh cmnd;
      /* DAR */
     g dtc pre seqinfo cmnd0[2].dest addr = (uint32 t)&SCI10.FCR.BYTE.H;
     /* CRA, CRB */
     g dtc pre seqinfo cmnd0[2].transfer count = 1;
}
```

### Case 2:

When receiving cmnd >= "04h" from external communication device, generate the interrupt to CPU without sequence transfer.

```
#include "platform.h"
#include "r dtc rx if.h"
void main(void)
      dtc err t ret;
      dtc activation source t act source;
      uint32 t sequence transfer nr;
      uint8_t sequence_no;
      uint8_t ien bk;
      uint16 t i;
      /* ---- DTC sequence transfer information for Cmnd4-Cmnd255 ---- */
      for (i = 4; i < 256; i++)
             act_source = DTCE_SCI10_RXI10;
             sequence_transfer_nr = 0;
             sequence no = i;
             ien bk = IEN(SCI10,RXI10); /* IEN(x,x) \rightarrow ICU.IER[z].BIT.IENz;*/
             IEN(SCI10,RXI10) = 0;
             ret = R DTC CreateSeq(act source,
                                    NULL,
                                    NULL,
                                    sequence transfer nr,
                                    sequence no);
             IEN(SCI10,RXI10) = ien bk;
      }
```

# **Special Notes:**

Before calling  $R\_DTC\_CreateSeq()$ , user must disable the current interrupt request (the interrupt source is passed to  $R\_DTC\_CreateSeq()$ ) by clearing Interrupt Request Enable bit (IERm.IENj):

```
ICU.IER[m].BIT.IENj = 0;
```

Then, enable the interrupt request disabled after R\_DTC\_CreateSeq() is ended.

The correspondence between IERm.IENj bit and interrupt source is described in Interrupt Vector Table, chapter Interrupt Controller (ICU) of User's Manual: Hardware.

# 3.5 R\_DTC\_Control()

This function controls the operation of the DTC.

### **Format**

```
dtc_err_t R_DTC_Control(
   dtc_command_t command,
   dtc_stat_t * p_stat,
   dtc_cmd_arg_t * p_args
)
```

### **Parameters**

command DTC control command

\* p\_stat Pointer to the status when command is DTC\_CMD\_STATUS\_GET.

Member of dtc\_stat\_t Structure

Member	Short Description	Setting Value	Setting Details	
vect_nr	DTC-Activating Vector Number	Vector Number Monitoring	The value is only valid when DTC transfer is in progress (the value of the DTC Active Flag is 1).	
in_progress	DTC Active Flag - false - true		<ul><li>DTC transfer operation is not in progress.</li><li>DTC transfer operation is in progress.</li></ul>	

\* p\_args

Pointer to the argument structure when command is DTC\_CMD\_ACT\_SRC\_ENABLE, DTC\_CMD\_ACT\_SRC\_DISABLE, DTC\_CMD\_CHAIN\_TRANSFER\_ABORT, DTC\_CMD\_SEQUENCE\_TRANSFER\_ENABLE, or DTC\_CMD\_CHANGING\_DATA\_FORCIBLY\_SET.

Members of dtc\_cmd\_arg\_t Structure

Member	Short Description	Setting Details
act_src	DTC-Activating Vector	The value is only valid when command is
	Number	DTC_CMD_ACT_SRC_ENABLE or
		DTC_CMD_ACT_SRC_DISABLE or
		DTC_CMD_SEQUENCE_TRANSFER_ENABLE or
		DTC_CMD_CHANGING_DATA_FORCIBLY_SET
chain_transfer_nr   Number of chain transfer   The value is only valid when command is		The value is only valid when command is
	(Note)	DTC_CMD_CHAIN_TRANSFER_ABORT or
		DTC_CMD_CHANGING_DATA_FORCIBLY_SET.
*p_transfer_data	Pointer to start address	The value is only valid when command is
	of Transfer data area on	DTC_CMD_CHANGING_DATA_FORCIBLY_SET.
	RAM	
*p_data_cfg	Pointer to settings for	The value is only valid when command is
	Transfer data	DTC_CMD_CHANGING_DATA_FORCIBLY_SET.

Note: Set the value as same as the argument chain\_transfer\_nr when user call R\_DTC\_Create() before.

# **Return Values**

```
DTC SUCCESS
                       /* Successful operation */
DTC_ERR_NOT OPEN
                      /* DTC is not initialized yet. */
DTC ERR INVALID COMMAND /* Command parameters are invalid or
                          DTC CMD CHANGING DATA FORCIBLY SET command error.
                       /* Argument pointers are NULL. */
DTC ERR NULL PTR
DTC ERR ACT
                       /* Data transfer is in progress. */
```

# **Properties**

Prototype declarations are contained in r\_dtc\_rx\_if.h.

# **Description**

Processing is performed depending on the command.

Command	Arguments dtc_stat_t *	Arguments dtc_cmd_arg_t *	Description
DTC_CMD_DTC_START	NULL	NULL	Starts DTC module using DTC Module Start (DTCST) bit.
DTC_CMD_DTC_STOP	NULL	NULL	Stops DTC module using DTC Module Start (DTCST) bit.
DTC_CMD_DATA_READ_S KIP_ENABLE	NULL	NULL	Enables Transfer Data Read Skip using DTC Transfer Information Read Skip Enable (RRS) bit.
DTC_CMD_DATA_READ_S KIP_DISABLE	NULL	NULL	Disables Transfer Data Read Skip using DTC Transfer Information Read Skip Enable (RRS) bit.
DTC_CMD_ACT_SRC_ENA BLE	NULL	p_args->act_src	Sets an interrupt source using DTC Start Enable (DTCE) bit.
DTC_CMD_ACT_SRC_DIS ABLE	NULL	p_args->act_src	Clears an interrupt source using DTC Start Enable (DTCE) bit.
DTC_CMD_STATUS_GET	p_stat->in_progress p_stat->vect_nr	NULL	Gets a DTC Active Flag (ACT) and vector number (VECN[7:0]) using DTC Status Register (DTCSTS).
DTC_CMD_CHAIN_TRANS FER_ABORT	NULL	p_args-> chain_transfer_nr	Aborts the current active chain transfer.
DTC_CMD_SEQUENCE_T RANSFER_ENABLE	NULL	p_args->act_src	Specifies Sequence Transfer Vector number and enables Sequence transfer using DTC Sequence Transfer Enable Register (DTCSEQ).
DTC_CMD_SEQUENCE_T RANSFER_DISABLE	NULL	NULL	Disables Sequence Transfer using DTC Sequence Transfer Enable Register (DTCSEQ).
DTC_CMD_SEQUENCE_T RANSFER_ABORT	NULL	NULL	Aborts Sequence Transfer using Sequence Transfer End bit (SQTFRL).
DTC_CMD_CHANGING_DA TA_FORCIBLY_SET	NULL	p_args->act_src p_args->chain_transfer_nr p_args->p_transfer_data p_args->p_data_cfg	Changes the value set by R_DTC_Create(). It is a valid process for changing parameters*1 forcibly set by R_DTC_Create().

Note: 1.writeback\_disable, sequence\_end, refer\_index\_table\_enable, and disp\_add\_enable

# Reentrant

Function shall protect the code accessing to global variables and DTC registers by hardware lock BSP\_LOCK\_DTC supported by BSP module.

# **Example**

### Case 1: Start DTC module

```
dtc_err_t ret;
/* Start DTC module */
ret = R_DTC_Control(DTC_CMD_DTC_START, NULL, NULL);
```

# Case 2: Stop DTC module

```
dtc_err_t ret;
/* Stop DTC module */
ret = R_DTC_Control(DTC_CMD_DTC_STOP, NULL, NULL);
```

### Case 3: Enable transfer information read skip

```
dtc_err_t ret;
/* Enable transfer information read skip */
ret = R_DTC_Control(DTC_CMD_DATA_READ_SKIP_ENABLE, NULL, NULL);
```

# Case 4: Disable transfer information read skip

```
dtc_err_t ret;
/* Disable transfer information read skip */
ret = R_DTC_Control(DTC_CMD_DATA_READ_SKIP_DISABLE, NULL, NULL);
```

# Case 5: Using the DTCE, set the interrupt used for DTC activation source

```
dtc_err_t ret;
dtc_cmd_arg_t args;

/* Disable DTC transfer request by SCI10 receive data full interrupt */
IEN(SCI10, RXI10) = 0;

/* Set SCI10 receive data full interrupt as DTC activation source*/
args.act_src = DTCE_SCI10_RXI10;

/* Set the interrupt used for DTC activation source */
ret = R_DTC_Control(DTC_CMD_ACT_SRC_ENABLE, NULL, &args);
```

### Case 6: Using the DTCE, clear the interrupt used for DTC activation source

```
dtc_err_t ret;
dtc_cmd_arg_t args;

/* Disable DTC trasnfer request by SCI10 receive data full interrupt */
IEN(SCI10, RXI10) = 0;

/* Set SCI10 receive data full interrupt as DTC activation source */
args.act_src = DTCE_SCI10_RXI10;

/* Delete the interrupt used for DTC activation source */
ret = R_DTC_Control(DTC_CMD_ACT_SRC_DISABLE, NULL, &args);
```

# Case 7: Get DTC Active Flag (ACT) and Vector number (VECN[7:0]) in progress

# Case 8: Abort the chain transfer in process

```
dtc_err_t ret;
dtc_cmd_arg_t args;

/* No. Of chain transfer = 5 */
args. chain_transfer_nr = 5;

/* Abort the chain transfer in process */
ret = R_DTC_Control(DTC_CMD_STATUS_GET, NULL, &args);
```

### **Case 9 : Enable the sequence transfer**

```
dtc_err_t ret;
dtc_cmd_arg_t args;

/* Set SCI10 receive data full interrupt as sequence transfger activation source
*/
args.act_src = DTCE_SCI10_RXI10;

/* Enable sequence transfer */
ret = R_DTC_Control(DTC_CMD_SEQUENCE_TRANSFER_ENABLE, NULL, &args);
```

### Case 10: Disable the sequence transfer

```
dtc_err_t ret;
/* Disable sequence transfer */
ret = R_DTC_Control(DTC_CMD_SEQUENCE_TRANSFER_DISABLE, NULL, NULL);
```

### Case 11: Abort the sequence transfer

```
dtc_err_t ret;

/* Disable DTC transfer request by SCI10 receive data full interrupt */
IEN(SCI10, RXI10) = 0;

/* Issue command repeatedly until sequence transfer can be aborted */
do
{
    ret = R_DTC_Control(DTC_CMD_SEQUENCE_TRANSFER_ABORT, NULL, NULL);
} while (DTC_ERR_ACT == ret);
```

# Case 12: Changes the value set by R\_DTC\_Create()

```
dtc activation source t act source;
uint32 t chain transfer nr;
act source = DTCE SCI10 RXI10;
chain transfer nr = 0;
if (R DTC Create(act source,
                   &g dtc info sqnum,
                   &g dtc pre info sqnum,
                   chain transfer nr) != DTC SUCCESS)
   /* Error */
= DTC SEQUENCE TRANSFER CONTINUE;
g dtc pre info sqnum.refer index table enable = DTC REFER INDEX TABLE ENABLE;
g dtc pre info sqnum.disp add enable = DTC SRC ADDR DISP ADD DISABLE;
args.act src = DTCE SCI10 RXI10;
args.chain transfer nr = 0;
args.p transfer data = &g dtc info sqnum;
args.p_data_cfg = &g_dtc_pre_info_sqnum;
if (R DTC Control(DTC CMD CHANGING DATA FORCIBLY SET, NULL, &args) !=
DTC SUCCESS)
   /* Error */
```

### **Special Notes:**

When the command is DTC\_CMD\_GET\_STATUS, the vector number is valid if only the DTC is in the progress (p\_stat->in\_progress is true).

With command DTC\_CMD\_ENABLE\_ACT\_SRC, DTC\_CMD\_DISABLE\_ACT\_SRC or DTC\_CMD\_SEQUENCE\_TRANSFER\_ABORT, before calling R\_DTC\_Control(), user must disable the current interrupt request (the interrupt source is passed to R\_DTC\_Control()) by clearing Interrupt Request Enable bit (IERm.IENj);

```
ICU.IER[m].BIT.IENj = 0;
```

After processing of R\_DTC\_Control() is ended, the interrupt request disabled is enabled.

The correspondence between IERm.IENj bit and interrupt source is described in Interrupt Vector Table, chapter Interrupt Controller (ICU) of User's Manual: Hardware.

With abort processing, user must re-create the Chain transfer data after the transfer is aborted because the old Transfer data are destroyed.

# 3.6 R\_DTC\_GetVersion()

This function is used to get the driver version information.

### **Format**

uint32\_t R\_DTC\_GetVersion(void)

# **Parameters**

None

# **Return Values**

Version number

Upper 2 bytes: major version, lower 2 bytes: minor version

### **Properties**

Prototype declarations are contained in r\_dtc\_rx\_if.h.

# **Description**

Returns the version information.

### Reentrant

Reentrant is possible.

# **Example**

uint32\_t version; version = R\_DTC\_GetVersion();

# **Special Notes:**

None.

# 4. Pin Setting

DTC FIT module don't use configulation terminal.

# 5. Appendices

# **5.1 Operation Confirmation Environment**

This section describes operation confirmation environment for the DTC FIT module.

Table 5-1 Operation Confirmation Conditions of Ver.2.08

Item	Contents		
Integrated development environment	Renesas Electronics e <sup>2</sup> studio V6.0.0		
C compiler	Renesas Electronics C/C++ compiler for RX Family V.2.07.00		
	Compiler options: The integrated development environment default settings are used, with the following option added.		
	-lang = c99		
Endian order	Big-endian/Little-endian		
Module version	Ver. 2.08		
Board used	Renesas Starter Kit for RX111 (product No.: R0K505111SxxxBE)		
	Renesas Starter Kit for RX113 (product No.: R0K505113SxxxBE)		
	Renesas Starter Kit for RX130 (product No.: RTK5005130SxxxxxBE)		
	Renesas Starter Kit for RX130-512KB (product No.: RTK5051308SxxxxxBE)		
	Renesas Starter Kit for RX231 (product No.: R0K505231SxxxBE)		
	Renesas Starter Kit for RX23T (product No.: RTK500523TSxxxxxBE)		
	Renesas Starter Kit for RX24T (product No.: RTK500524TSxxxxxBE)		
	Renesas Starter Kit for RX24U (product No.: RTK500524USxxxxxBE)		
	Renesas Starter Kit for RX64M (product No.: R0K50564MSxxxBE)		
	Renesas Starter Kit for RX71M (product No.: R0K50571MSxxxBE)		
	Renesas Starter Kit for RX65N (product No.: RTK500565NSxxxxxBE)		
	Renesas Starter Kit for RX65N-2MB (product No.: RTK50565N2SxxxxxBE)		

# 5.2 Troubleshooting

(1) Q: I have added the FIT module to the project and built it. Then I got the error: Could not open source file "platform.h".

A: The FIT module may not be added to the project properly. Check if the method for adding FIT modules is correct with the following documents:

• When using CS+:

Application note "Adding Firmware Integration Technology Modules to CS+ Projects (R01AN1826)"

• When using  $e^2$  studio:

Application note "Adding Firmware Integration Technology Modules to Projects (R01AN1723)"

When using a FIT module, the board support package FIT module (BSP module) must also be added to the project. For this, refer to the application note "Board Support Package Module Using Firmware Integration Technology (R01AN1685)".

(2) Q: I have added the FIT module to the project and built it. Then I got the error: This MCU is not supported by the current r dtc rx module.

A: The FIT module you added may not support the target device chosen in the user project. Check if the FIT module supports the target device for the project used.

### 6. Reference Documents

User's Manual: Hardware

The latest version can be downloaded from the Renesas Electronics website.

Technical Update/Technical News

The latest version can be downloaded from the Renesas Electronics website.

User's Manual: Development Tools

The latest version can be downloaded from the Renesas Electronics website.

### **Technical Update**

Not applicable technical update for this module.

# Website and Support

Renesas Electronics Website

http://www.renesas.com/

Inquiries

http://www.renesas.com/contact/

All trademarks and registered trademarks are the property of their respective owners.



**Revision History** 

		Description		
Rev.	Date	Page	Summary	
2.02	2015.04.01		First edition issued	
2.03	2015.06.15	1	-Added RX230 Group and RX231 Group In Target Device	
		9	1.2.2 Operating Environment and Memory Size	
			-Added (5)RX231	
		18	3.2 R_DTC_Close() Description	
			-Changed "If all DMAC channels are unlocked," to "If all DMAC	
			channels have been unlocked,"	
		27	3.3 R_DTC_Create()	
			-Added Case 3: In the case of multiple source registration to	
			Example	
2.04	2015.12.29	1	-Added RX130 Group, RX23T Group, and RX24T Group In	
			Target Device	
		2	- Changed the explanation of 1. Overviews;	
			"The DTC is activated by interruptstart the transfer."	
		13	2.6 Compile Settings #define	
			DTC_CFG_SHORT_ADDRESS_MODE	
			-Changed from "ADDRRESS"	
		14	2.7 Arguments	
		10	-Added /* Short-address mode */ and /* Full-address mode */	
		16	-Updated 2.9 Adding Driver to Your Project	
		20	3.3 R_DTC_Create() Parameters	
			#if (1 == DTC_CFG_SHORT_ADDRESS_MODE)	
		25	-Changed from "ADDRRESS"	
		25	3.3 R_DTC_Create() Example Case 1 -Added uint8_t ien_bk;	
			-Added diffic_t left_bk, -Changed from dest_addr to des_addr	
		26	3.3 R_DTC_Create() Example Case 2	
		20	-Changed from uint32 transfer_data[8] to uint32_t	
			transfer_data[8]	
			-Added uint8_t ien_bk;	
		26	3.3 R_DTC_Create() Example Case 2	
			-Changed from dest_addr to des_addr (2 places)	
		27	3.3 R_DTC_Create() Example Case 3	
			-Added uint8_t ien_bk;	
			-Changed from dest_addr to des_addr	
		27	3.3 R_DTC_Create() Example Case 3	
			-Changed from dest_addr to des_addr :	
		30	3.4 R_DTC_Control() Example	
			-Added uint8_t interrupt_number;	
2.05	2016.09.30	1	-Added RX65N Group In Target Device	
		2-3	-Added the contents of sequence transfer to 1. Overview	
		4	1.2.1 Overview of API	
			-Added "R_DTC_CreateSeq()" to Table 1.1	
		10	1.2.2 Operating Environment and Memory Size	
			-Added (6)RX65N	
		12	2.1 Hardware Requirements	
			-Added DTCb	

	İ	13	2.6 Compile Settings
		13	-Added "#define DTC_CFG_USE_SEQUENCE_TRANSFER
			to the table
		14	2.7 Arguments
		'-	-Added r_dtc_rx_target_if.h
		14-15	- Divided the contents of 2.7 Arguments into 2.7.1 r_dtc_rx_if.h
		14-13	and 2.7.2 r_dtc_rx_target_if.h
		15	2.7.1 r_dtc_rx_if.h
		13	-Added Structure dtc_command_t to the followings;
			DTC CMD SEQUENCE TRANSFER ENABLE
			DTC_CMD_SEQUENCE_TRANSFER_DISABLE
			DTC_CMD_SEQUENCE_TRANSFER_ABORT
		16	2.8 Return Values
		10	- Added DTC_ERR_ACT
		16	2.9 Adding FIT Module to Your Project
		10	-Changed the title from Adding Driver to Your Project
		17	3.1 R DTC Open()
		1,	-Added the contents of Description DTC Index table
		21	3.3 R_DTC_Create()
		21	-Added the contents of DTCb to Data structure
			dtc_transfer_data_cfg_t
		23	3.3 R_DTC_Create()
			-Added the following data structure;
			dtc_write_back_t, dtc_sequence_end_t,
			dtc_refer_index_table_t, dtc_disp_add_t
		29 - 34	-Added 3.4 R_DTC_CreateSeq()
		35	3.5 R_DTC_Control() Return Values
			-Added DTC_ERR_ACT
		36	3.5 R_DTC_Control() Description
			-Added the table
		37 -39	3.5 R_DTC_Control()
		0.00	-Revised the contents of Example
2.06	2017.01.31	10	1.2.2 Operating Environment and Memory Size
			-Updated Table 1.12 and Table 1.13.
		20 - 21	3.3 R_DTC_Create() Parameters
			-Added the explanation.
		29	3.4 R_DTC_CreateSeq() Parameters
			-Added the explanation.
2.07	2017.03.31	-	Changed the following chapter number.
===:			Moved 1.2.2 Operating Environment and Memory Sizes to 2.3
			Operating Environment, 2.8 Code Size and 4.1 Details of
			Operating Environment.
		1	-Added RX24U Group in Target Device
		4	- Added 1.3. DTC IP Version.
		5	1.4 Related Application Note
			- Revised the contents
		37	-Added 4. Appendix
	1		

2.08	2017.07.31	-	Moved the following chapter contents.
			- Moved from 1. Overview to 1.2 Overview of APIs
			Changed the following chapter number.
			- Changed form 2.3 Operating Environment to 5.1 Operating
			Confirmation environment
			- Changed form 4. Appendix to 5. Appendices
			- Changed form 5. Reference Documents to 6. Reference
			Documents
			Added the following chapter.
			- Added 2.4 Interrupt vector usage
			- Added 2.12 Adding FIT Module to your Project
			- Added 5.2 Troubleshooting
		1	-Added RX651 Group in Target Device
		7	-Deleted "r_cgc_rx" of 2.2 Software Requirements.
		31 - 35	3.5 R_DTC_Control()
			-Added new command
			"DTC_CMD_CHANGING_DATA_FORCIBLY_SET".

# **General Precautions in the Handling of MPU/MCU Products**

The following usage notes are applicable to all MPU/MCU products from Renesas. For detailed usage notes on the products covered by this document, refer to the relevant sections of the document as well as any technical updates that have been issued for the products.

# 1. Handling of Unused Pins

Handle unused pins in accord with the directions given under Handling of Unused Pins in the manual.

— The input pins of CMOS products are generally in the high-impedance state. In operation with an unused pin in the open-circuit state, extra electromagnetic noise is induced in the vicinity of LSI, an associated shoot-through current flows internally, and malfunctions occur due to the false recognition of the pin state as an input signal become possible. Unused pins should be handled as described under Handling of Unused Pins in the manual.

# 2. Processing at Power-on

The state of the product is undefined at the moment when power is supplied.

- The states of internal circuits in the LSI are indeterminate and the states of register settings and pins are undefined at the moment when power is supplied.
  In a finished product where the reset signal is applied to the external reset pin, the states of pins are not guaranteed from the moment when power is supplied until the reset process is completed. In a similar way, the states of pins in a product that is reset by an on-chip power-on reset function are not guaranteed from the moment when power is supplied until the power reaches the level at which resetting has been specified.
- 3. Prohibition of Access to Reserved Addresses

Access to reserved addresses is prohibited.

— The reserved addresses are provided for the possible future expansion of functions. Do not access these addresses; the correct operation of LSI is not guaranteed if they are accessed.

### 4. Clock Signals

After applying a reset, only release the reset line after the operating clock signal has become stable. When switching the clock signal during program execution, wait until the target clock signal has stabilized.

- When the clock signal is generated with an external resonator (or from an external oscillator) during a reset, ensure that the reset line is only released after full stabilization of the clock signal. Moreover, when switching to a clock signal produced with an external resonator (or by an external oscillator) while program execution is in progress, wait until the target clock signal is stable.
- 5. Differences between Products

Before changing from one product to another, i.e. to a product with a different type number, confirm that the change will not lead to problems.

— The characteristics of an MPU or MCU in the same group but having a different part number may differ in terms of the internal memory capacity, layout pattern, and other factors, which can affect the ranges of electrical characteristics, such as characteristic values, operating margins, immunity to noise, and amount of radiated noise. When changing to a product with a different part number, implement a system-evaluation test for the given product.

#### Notice

- 1. Descriptions of circuits, software and other related information in this document are provided only to illustrate the operation of semiconductor products and application examples. You are fully responsible for the incorporation or any other use of the circuits, software, and information in the design of your product or system. Renesas Electronics disclaims any and all liability for any losses and damages incurred by you or third parties arising from the use of these circuits, software, or information
- 2. Renesas Electronics hereby expressly disclaims any warranties against and liability for infringement or any other disputes involving patents, copyrights, or other intellectual property rights of third parties, by or arising from the use of Renesas Electronics products or technical information described in this document, including but not limited to, the product data, drawing, chart, program, algorithm, application
- 3. No license, express, implied or otherwise, is granted hereby under any patents, copyrights or other intellectual property rights of Renesas Electronics or others.
- 4. You shall not alter, modify, copy, or otherwise misappropriate any Renesas Electronics product, whether in whole or in part. Renesas Electronics disclaims any and all liability for any losses or damages incurred by you or third parties arising from such alteration, modification, copy or otherwise misappropriation of Renesas Electronics products.
- 5. Renesas Electronics products are classified according to the following two quality grades: "Standard" and "High Quality". The intended applications for each Renesas Electronics product depends on the product's quality grade, as indicated below
  - "Standard": Computers; office equipment; communications equipment; test and measurement equipment; audio and visual equipment; home electronic appliances; machine tools; personal electronic equipment; and industrial robots etc.

"High Quality": Transportation equipment (automobiles, trains, ships, etc.); traffic control (traffic lights); large-scale communication equipment; key financial terminal systems; safety control equipment; etc Renesas Electronics products are neither intended nor authorized for use in products or systems that may pose a direct threat to human life or bodily injury (artificial life support devices or systems, surgical implantations etc.), or may cause serious property damages (space and undersea repeaters; nuclear power control systems; aircraft control systems; key plant systems; military equipment; etc.). Renesas Electronics disclaims any and all liability for any damages or losses incurred by you or third parties arising from the use of any Renesas Electronics product for which the product is not intended by Renesas

- 6. When using the Renesas Electronics products, refer to the latest product information (data sheets, user's manuals, application notes, "General Notes for Handling and Using Semiconductor Devices" in the reliability handbook, etc.), and ensure that usage conditions are within the ranges specified by Renesas Electronics with respect to maximum ratings, operating power supply voltage range, heat radiation characteristics, installation, etc. Renesas Electronics disclaims any and all liability for any malfunctions or failure or accident arising out of the use of Renesas Electronics products beyond such specified
- 7. Although Renesas Electronics endeavors to improve the quality and reliability of Renesas Electronics products, semiconductor products have specific characteristics such as the occurrence of failure at a certain rate and malfunctions under certain use conditions. Further, Renesas Electronics products are not subject to radiation resistance design. Please ensure to implement safety measures to guard them against the possibility of bodily injury, injury or damage caused by fire, and social damage in the event of failure or malfunction of Renesas Electronics products, such as safety design for hardware and software including but not limited to redundancy, fire control and malfunction prevention, appropriate treatment for aging degradation or any other appropriate measures by your own responsibility as warranty for your products/system. Because the evaluation of microcomputer software alone is very difficult and not practical, please evaluate the safety of the final products or systems manufactured by you.
- 8. Please contact a Renesas Electronics sales office for details as to environmental matters such as the environmental compatibility of each Renesas Electronics product. Please investigate applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive carefully and sufficiently and use Renesas Electronics products in compliance with all these applicable laws and regulations. Renesas Electronics disclaims any and all liability for damages or losses occurring as a result of your noncompliance with applicable laws and regulations
- 9. Renesas Electronics products and technologies shall not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable domestic or foreign laws or regulations. You shall not use Renesas Electronics products or technologies for (1) any purpose relating to the development, design, manufacture, use, stockpiling, etc., of weapons of mass destruction, such as nuclear weapons, chemical weapons, or biological weapons, or missiles (including unmanned aerial vehicles (UAVs)) for delivering such weapons, (2) any purpose relating to the development, design, manufacture, or use of conventional weapons, or (3) any other purpose of disturbing international peace and security, and you shall not sell, export, lease, transfer, or release Renesas Electronics products or technologies to any third party whether directly or indirectly with knowledge or reason to know that the third party or any other party will engage in the activities described above. When exporting, selling, transferring, etc., Renesas Electronics products or technologies, you shall comply with any applicable export control laws and regulations promulgated and administered by the governments of the
- 10. Please acknowledge and agree that you shall bear all the losses and damages which are incurred from the misuse or violation of the terms and conditions described in this document, including this notice, and hold Renesas Electronics harmless, if such misuse or violation results from your resale or making Renesas Electronics products available any third party.
- 11. This document shall not be reprinted, reproduced or duplicated in any form, in whole or in part, without prior written consent of Renesas Electronics
- 12. Please contact a Renesas Electronics sales office if you have any questions regarding the information contained in this document or Renesas Electronics products.
- (Note 1) "Renesas Electronics" as used in this document means Renesas Electronics Corporation and also includes its majority-owned subsidiaries
- (Note 2) "Renesas Electronics product(s)" means any product developed or manufactured by or for Renesas Electronics.

(Rev.3.0-1 November 2016)



# **SALES OFFICES**

# Renesas Electronics Corporation

http://www.renesas.com

Refer to "http://www.renesas.com/" for the latest and detailed information

Renesas Electronics America Inc. 2801 Scott Boulevard Santa Clara, CA 95050-2549, U.S.A. Tel: +1-408-588-6000, Fax: +1-408-588-6130

Renesas Electronics Canada Limited 9251 Yonge Street, Suite 8309 Richmond Hill, Ontario Canada L4C 9T3 Tel: +1-905-237-2004

Renesas Electronics Europe Limited
Dukes Meadow, Millboard Road, Bourne End, Buckinghamshire, SL8 5FH, U.K
Tel: +44-1628-585-100, Fax: +44-1628-585-900

Renesas Electronics Europe GmbH

Arcadiastrasse 10, 40472 Düsseldorf, Germany Tel: +49-211-6503-0, Fax: +49-211-6503-1327

Renesas Electronics (China) Co., Ltd.
Room 1709, Quantum Plaza, No.27 ZhiChunLu Haidian District, Beijing 100191, P.R.China Tel: +86-10-8235-1155, Fax: +86-10-8235-7679

Renesas Electronics (Shanghai) Co., Ltd.

Unit 301, Tower A, Central Towers, 555 Langao Road, Putuo District, Shanghai, P. R. China 200333 Tel: +86-21-2226-0888, Fax: +86-21-2226-0999

Renesas Electronics Hong Kong Limited

Unit 1601-1611, 16/F., Tower 2, Grand Century Place, 193 Prince Edward Road West, Mongkok, Kowloon, Hong Kong Tel: +852-2265-6688, Fax: +852 2886-9022

Renesas Electronics Taiwan Co., Ltd. 13F, No. 363, Fu Shing North Road, Taipei 10543, Taiwan Tel: +886-2-8175-9600, Fax: +886 2-8175-9670

Renesas Electronics Singapore Pte. Ltd. 80 Bendemeer Road, Unit #06-02 Hyflux Innovation Centre, Singapore 339949 Tel: +65-6213-0200, Fax: +65-6213-0300

Renesas Electronics Malaysia Sdn.Bhd. Unit 1207, Block B, Menara Amcorp, Amcorp Tel: +60-3-7955-9390, Fax: +60-3-7955-9510 p Trade Centre, No. 18, Jln Persiaran Barat, 46050 Petaling Jaya, Selangor Darul Ehsan, Malaysia

Renesas Electronics India Pvt. Ltd. No.777C, 100 Feet Road, HAL II Stage, Indiranagar, Bangalore, India Tel: +91-80-67208700, Fax: +91-80-67208777

Renesas Electronics Korea Co., Ltd. 12F., 234 Teheran-ro, Gangnam-Gu, Seoul, 135-080, Korea Tel: +82-2-558-3737, Fax: +82-2-558-5141