
### Finite state machines


#### Использование

- Любые системы с последовательными переходами
- Интерфейсы
- Тестирование




#### Описание графом переходов






#### Moore type

- Выходы есть функции только текущего состояния
- Есть целый такт на распространение сигнала по комбинационному пути




#### Mealy type

- Часть выходов есть функции только текущего состояния и часть выходов есть функции входов
- Есть условия на тайминг входных сигналов




# One always block with registered outputs




```
module fsm
  (... ports ...);
  import fsm pkg::*;
  state e state;
  always ff @ (posedge clk, negedge rst n)
    if (!rst n) begin
                                   Present state
      state
                 <= IDLE; ←
                                 being registered
      <outputs> <= '0;</pre>
    end
    else begin
      state <= XXX;
                                   Next outputs
      <outputs> <= '0;←</pre>
                                 being registered
      case (state)
        IDLE : if (go) begin
                  rd <= '1; *
                                state <= READ:
                end
                                state <= IDLE:
                else
        READ : begin
                  rd <= '1;
                                state <= DLY;
                end
        . . .
                                    Next states
      endcase
                                 being registered
    end
endmodule
```

# Two always blocks, combinational outputs




```
module fsm
  (... ports ...);
  import fsm pkg::*;
                           Clocked present
  state e state, next;
                               state logic
  always ff @ (posedge clk or negedge rst n)
    if (!rst n) state <= IDLE;
    else
                state <= next;
  always comb begin
    next = XXX:
         = '0:
         = '0:
    case (state)
      IDLE : if (go)
                         next = READ;
             else
                         next = IDLE:
      READ : begin
               rd = '1:
                         next = DLY;
      . . .
    endcase
                           Next & output
  end
                         combinatorial logic
endmodule
```

### Three always blocks, registered



```
module fsm
  (... ports ...);
  import fsm pkg::*;
                           Clocked present
  state e state, next;
                              state logic
  always ff @ (posedge clk or negedge rst n)
   if (!rst n) state <= IDLE;
               state <= next;
                           always comb
  always comb begin
    next = XXX;
                            next logic
    case (state)
      IDLE : if (go)
                     next = READ;
            else
                     next = IDLE;
      READ :
                     next = DLY;
    endcase
  end
                              always ff
  always ff @ (posedge c
                          next-output logic
    if (!rst n) begin
      rd <= '0:
                              & registers
      ds <= '0:
    end
    else begin
      rd <= '0:
      ds <= '0;
      case (next)
                         When next is READ.
       READ : rd & elev'1;
                         output will be rd<=1
      endcase
    end
endmodule
```


#### Four always blocks, registered



```
module fsm
  (... ports ...);
  import fsm pkg::*;
                           Clocked present
  state e state, next;
                              state logic
  always ff @ (posedge clk or negedge rst n)
   if (!rst n) state <= IDLE;
   else
               state <= next;
  always comb begin
                           always comb
   next = XXX;
                             next logic
    case (state)
     IDLE : if (go)
                     next = READ;
            else
                     next = IDLE;
    endcase
  end
  always comb begin
                             always comb
     n rd = '0;
     n ds = '0;
                           next-output logic
    case (state)
       READ : n rd = '1; // READ
                         next-outputs
    endcase
  end
  always ff @ (posedge/clk or negedge rst n)
   if (!rst n) begin
                             always ff
   else begin
     rd <= n rd;
                           output registers
     ds \le n ds;
   end
endmodule
```


#### Binary vs OneHot encoding

• One-hot быстрее переключается между состояниями, но требует больше всего триггеров



#### ASIC -vs- FPGA Synthesis

- ASIC: "больше" комбинационных элементов
- FPGA: "больше" последовательностных элементов



#### Code style and safety

- localparam
- case, casex, casez
- default state
- All zero, all ones, all x

```
data[15:0] = {'1, 4'hA, '0};
// is equal to 16'b0000_0000_0011_0100 or 16'h0034
data[15:0] = {'0, '1, '0};
// is equal to 16'b0000_0000_0000_0010 or 16'h0002
```


Use XXX state to debug

#### FSM state register

#### Use pre-default-x

- Ошибка в случае потери состояния
- Явное переключение состояния
- Лучше результаты синтеза

```
always comb begin
 next = XXX;
                              // Pre-default-X assignment
 case (state)
   IDLE : if (go) next = READ;
         else next = IDLE; //@ loopback
   READ : next = DLY;
   DLY : if (!ws) next = DONE;
          else next = READ;
   DONE : next = IDLE;
   default: next = XXX; // case-default-X assignment
 endcase
end
```



```
always ff @(posedge clk, negedge rst n)
  if (!rst_n) begin
    state <= IDLE;</pre>
    rd <= '0;
    ds
       <= '0;
  end
  else begin
    state <= XXX;</pre>
                                             //@ LB
    rd <= '0;
    ds
       <= '0;
    case (state)
      IDLE : if (go) begin
               rd <= '1;
                             state <= READ;
             end
             else
                             state <= IDLE; //@ LB
      READ : begin
               rd <= '1;
                             state <= DLY;</pre>
              end
```

```
DLY : if (!ws) begin
              ds <= '1:
                            state <= DONE;
            end
            else begin
              rd <= '1;
                            state <= READ;
            end
    DONE :
                            state <= IDLE;</pre>
    default: begin
              ds \le 'x;
              rd \le 'x;
                            state <= XXX;
            end
  endcase
end
```

```
always ff @(posedge clk, negedge rst n)
 if (!rst n) state <= IDLE;</pre>
         state <= next;
 else
always comb begin
 next = XXX;
                    //@LB next = state;
 rd = '0;
 ds = '0;
 case (state)
   IDLE : if (go) next = READ;
          else next = IDLE; //@ LB
   READ : begin
            rd = '1;
                     next = DLY;
          end
```

```
DLY : begin
             rd = '1;
             if (!ws) next = DONE;
             else
                      next = READ;
           end
    DONE : begin
             ds = '1;
                      next = IDLE;
           end
    default: begin
             ds = 'x;
             rd = 'x;
                      next = XXX;
           end
 endcase
end
```

```
always ff @(posedge clk, negedge rst n)
  if (!rst n) state <= IDLE;</pre>
  else
              state <= next;</pre>
always comb begin
  next = XXX;
                   //@LB next = state;
  case (state)
    IDLE : if (go) next = READ;
           else next = IDLE; //@ LB
                  next = DLY;
   READ :
   DLY : if (!ws) next = DONE;
           else next = READ;
   DONE :
                  next = IDLE;
    default:
                   next = XXX;
  endcase
end
```

```
always ff @(posedge clk, negedge rst n)
  if (!rst n) begin
    rd \ll \overline{0};
    ds \le '0;
  end
  else begin
    rd <= '0;
    ds \le '0;
    case (next)
      IDLE : :
      READ : rd \le '1;
      DLY : rd <= '1;
      DONE : ds <= '1;
      default: {rd,ds} <= 'x;</pre>
    endcase
  end
```

```
always ff @(posedge clk, negedge rst n)
 if (!rst n) state <= IDLE;</pre>
             state <= next;</pre>
  else
always comb begin
 next = XXX;
                    //@LB next = state;
  case (state)
    IDLE : if (go)
                   next = READ;
           else
                    next = IDLE; //@ LB
   READ :
                    next = DLY;
   DLY : if (!ws) next = DONE;
           else
                    next = READ;
   DONE :
                   next = IDLE;
   default:
                    next = XXX;
  endcase
end
```

```
always comb begin
 n rd = '0;
  n ds = '0;
  case (state)
    IDLE: if ( qo) n rd = '1; // READ
           else ;
                                // IDLE
   READ :
                     n rd = '1; // DLY
   DLY : if (ws) n rd = '1; // READ
          else
                     n ds = '1; // DONE
   DONE : ;
                                // IDLE
                    {n rd, n ds} = 'x;
   default:
  endcase
end
always ff @(posedge clk, negedge rst n)
  if (!rst n) begin
   rd <= '0:
   ds <= '0;
  end
  else begin
    rd \le n rd;
   ds \le n ds;
  end
```

#### Литература

Sunburst Design - FiniteStateMachine(FSM)Design&SynthesisusingSystemVerilog-PartI