
# PLL


### Использование

- Определение фазы сигнала
- Модуляция
- Генераторы
- Внутреннее распределение синхросигналов
- Clock gating





# Структура

- Фазовый детектор
- Петлевой фильтр
- ГУН
- Делитель частоты





 Design of Power Efficient All Digital Phase Locked Loop (ADPLL)







• Фазовый детектор






• Петлевой фильтр





#### • DCO







Figure 5–1. Clock Control Block



To RX CDR clocks (MPLLs only) LOCK FREF for ppm detect (MPLLs, GPLL1, and GPLL2 only) GCLKs (5) Clock inputs from pins ψn External clock output -clkswitch Switchover -clkbad0 output TX serial clock (MPLLs, GPLL1, and GPLL2 only) (6) Block GCLK(4) — clkbad1 mux → VCOOVRR activeclock Range TX load enable (MPLLs, → VCOUNDR Detector GPLL1, and GPLL2 only) (7) TX parallel clock (MPLLs , GPLL1, and GPLL2only) (8) pfdena -→M no compensation; ZDB mode GCLK networks source-synchronous; normal mode

Figure 5-9. Cyclone IV GX PLL Block Diagram (1)

