C2RTL: A High-level Synthesis System for IP Lookup and Packet Classification

MD Iftakharul Islam, Javed I Khan

Department of Computer Science Kent State University Kent, OH, USA.

Outline

- Background
- Existing HLS tools
- C2RTL design flow
- Evaluation

IP lookup and packet classification

- Two of the most fundamental operations of a router.
- IP lookup ⇒ longest prefix match

Prefix	Next-	Rule	SA	DA	SP	DP	Protocol	Action
	hop	r1	01100*	01100*	111	111	80	enqueue
131.123.252.42/32	1	r2	11010*	*	10*	11*	22	drop
169.254.0.0/16	2	r2	11*	11011*	10*	11*	22	modify
169.254.192.0/18	3	r4	*	*	*	*	*	forward

- Implemented in TCAM or Pipelined ASIC.
- Pipelined ASIC generally use <u>Trie</u> and Hash based IP lookup and packet classification.
 - IP lookup: Tree Bitmap [SIGCOMM CCR 2004], SAIL [SIGCOMM 2014], etc.
 - Packet classification: TabTree [ANCS 2019], MC-SBC [ANCS 2016], etc.


High-level Synthesis (HLS)

- Pipelined ASIC is developed in a RTL-level Verilog and VHDL.
- Writing RTL code is very tedious.
 - Need to use cycle accurate low level abstraction.
 - Need to insert registers manually based on the path latency.
- High-level Synthesis (HLS) is a design methodology where pipelined ASIC is developed using high-level languages such as C or SystemC.
- HLS systems generates corresponding Verilog or VHDL RTL from C or SystemC code.
- W present a HLS tool named C2RTL for IP lookup or packet classification.
 - Takes an IP lookup or packet classification algorithm as input and generates corresponding Verilog RTL.
 - Implemented an a GCC plugin
 - We made the code publicly available.

Existing HLS tools


- Early HLS tools used behavioral HDL based system design
 - Mentor's Monet
 - Synopsys' Behavioral Compiler
- Current HLS tools focus on C or SystemC based system design.
 - Mentor's Catapult
 - Cadence's Stratus
 - NEC's CyberWorkBench
 - Synopsys' Synphony
 - SWSL [ANCS 2013] (designed for IP lookup)
- Switch compiler for programmable ASIC.
 - LEAP [ANCS 2012], Domino [SIGCOMM 2016]
- Accelerator simulator.
 - Aladdin [ISCA 2014]
- HLS tools for FPGA.
 - Xilinx's Vivado
 - Bambu [FPL 2013]
 - LegUp [FPGA 2011]

C2RTL design flow




Intermediate code generation by GCC

```
#include <stdint.h>
uint8 t sail(uint32 t ip, uint8 t N16[100],
  uint16 t C16[100], uint8 t N24[100],
  uint16 t C24[100], uint8 t N32[100]) {
  unsigned int idx, cidx;
  idx = ip >> 16;
  cidx = C16[idx]:
  if (cidx) {
    idx = (cidx << 8) + ((ip >> 8) & 255);
    cidx = C24[idx]:
    if (cidx) {
                                                        hh 4
                                                   12 = cidx 30 << 8;
      idx = (cidx << 8) + (ip & 255);
                                                   13 = ip \ 21(D) \& 255:
      return N32[idx];
                                                   idx 33 = 12 + 13;
    } else {
      return N24[idx]:
                                                      35 = *15;
  } else {
    return N16[idx];
```




Control and Data flow graph (CDFG)




MUX tree generation

Table: An example predicates for a SSA ϕ operation

	Selectors				
Inputs	S_1	S_2	S ₃	S_4	
<i>I</i> ₁	*	*	*	0	
<i>I</i> ₂	*	1	1	1	
<i>I</i> ₃	*	0	1	1	
<i>I</i> ₄	0	*	0	1	
<i>I</i> ₅	1	*	0	1	




(a) Predicates splitting tree



(b) Corresponding MUX tree

Scheduling and Register Insertion



- As Late as Possible (ALAP) scheduling [TCAD 1991].
- We obtained the latency of operations from Bambu's [FPL 2013]
 45 nm Nandgate Open Cell library characterization.
- We insert register when the result of an operation crosses cycle boundary.

RTL Generation

- We implement each operation using a Verilog module from a component library obtained from Bambu.
- We implement each arrays using register file and SRAM.

Evaluation

- We evaluate C2RTL by implementing SAIL [SIGCOMM 2014] and Poptrie [SIGCOMM 2015] based IPv6 lookup and TabTree [ANCS 2019] based packet classification.
- We evaluate the resulting Verilog using Icarus Verilog simulator. It shows that the generated Verilog is functionally correct.




Figure: C code to physical chip layout generation

 We use OpenROAD to generate physical chip layout from the Verilog.

Evaluation in ASIC

	Poptrie	SAIL	TabTree
Clock speed	1 GHz	1 GHz	1 GHz
Internal Power	76.5 mW	0.772 mW	0.033 mW
Switching Power	24.4 mW	0.227 mW	0.0054 mW
Leakage Power	1.15 mW	0.01 mW	0.00061 mW
Total Power	102.05 mW	0.961 mW	0.0391 mW
Area	0.0658 <i>mm</i> ²	0.00061 <i>mm</i> ²	0.000034 <i>mm</i> ²

Thank You