



Figure 1. STM32F103xx performance line block diagram



1.  $T_A = -40^{\circ}\text{C}$  to  $+105^{\circ}\text{C}$  (junction temperature up to  $125^{\circ}\text{C}$ ).
2. AF = alternate function on I/O port pin.

Figure 2. Clock tree



1. When the HSI is used as a PLL clock input, the maximum system clock frequency that can be achieved is 64 MHz.
2. For the availability of the USB function both HSE and PLL must be enabled, with USBCLK running at 48 MHz.
3. To have an ADC conversion time of 1  $\mu$ s, APB2 must be at 14 MHz, 28 MHz, or 56 MHz.