# **Review Session**

Memory Hierarchy, Systems Fundamentals, Virtual Memory

#### How to prepare for the exam?

- Read through all the lecture slides
- Review all the weekly quiz
- Use office hours if you have any doubt about any concept

### **Memory Hierarchy**

Things you should know from this chapter:

- Cache Miss vs Hit and Locality
- Tag bits, set bits, and offset bits in memory address
- Cache Placement Policy: Direct Mapped, Fully Associative, and E-way Set Associative Cache
- Replacement Algorithm: LRU and LFU

- Cache Miss vs Cache Hit
- Temporal Locality vs Spatial Locality
  - A program with good locality can significantly reduce miss rate and their penalty
- Block is the basic unit when transfer between memory

- Cache Miss vs Cache Hit
- Temporal Locality vs Spatial Locality
  - A program with good locality can significantly reduce miss rate and their penalty
- Block is the basic unit when transfer between memory

What is the minimal number of block loads from grid if the block size is 8 bytes?

```
int total = 0;
for (i = 0; i < 3; ++i) {
    for (j = 0; j < 3; ++j) {
        total = grid[i][j];
    }
}</pre>
```

- Cache Miss vs Cache Hit
- Temporal Locality vs Spatial Locality
  - A program with good locality can significantly reduce miss rate and their penalty
- Block is the basic unit when transfer between memory

What is the minimal number of block loads from grid if the block size is 8 bytes?

Answer: 5

```
int total = 0;
for (i = 0; i < 3; ++i) {
    for (j = 0; j < 3; ++j) {
        total = grid[i][j];
    }
}</pre>
```

grid	(0, 0)	(0, 1)	(0, 2)	(1, 0)	(1, 1)	(1, 2)	(2, 0)	(2, 1)	(2, 2)
Block	B1	B1	B2	B2	В3	В3	B4	B4	B5

- Cache Miss vs Cache Hit
- Temporal Locality vs Spatial Locality
  - A program with good locality can significantly reduce miss rate and their penalty
- Block is the basic unit when transfer between memory
- Average Memory Access Time = Hit Time + Miss Rate \* Miss Penalty

- Cache Miss vs Cache Hit
- Temporal Locality vs Spatial Locality
  - A program with good locality can significantly reduce miss rate and their penalty
- Block is the basic unit when transfer between memory
- Average Memory Access Time = Hit Time + Miss Rate \* Miss Penalty
  - Hit Time: Time to load data from cache if it is a cache hit

- Cache Miss vs Cache Hit
- Temporal Locality vs Spatial Locality
  - A program with good locality can significantly reduce miss rate and their penalty
- Block is the basic unit when transfer between memory
- Average Memory Access Time = Hit Time + Miss Rate \* Miss Penalty
  - Hit Time: Time to load data from cache if it is a cache hit
  - Miss Rate: Number of Miss / (Number of Hit + Number of Miss)

- Cache Miss vs Cache Hit
- Temporal Locality vs Spatial Locality
  - A program with good locality can significantly reduce miss rate and their penalty
- Block is the basic unit when transfer between memory
- Average Memory Access Time = Hit Time + Miss Rate \* Miss Penalty
  - Hit Time: Time to load data from cache if it is a cache hit
  - Miss Rate: Number of Miss / (Number of Hit + Number of Miss)
  - Miss Penalty: Extra Time to load data to the cache if it is a cache miss

- Cache Miss vs Cache Hit
- Temporal Locality vs Spatial Locality
  - A program with good locality can significantly reduce miss rate and their penalty
- Block is the basic unit when transfer between memory
- Average Memory Access Time = Hit Time + Miss Rate \* Miss Penalty
  - Hit Time: Time to load data from cache if it is a cache hit
  - Miss Rate: Number of Miss / (Number of Hit + Number of Miss)
  - Miss Penalty: Extra Time to load data to the cache if it is a cache miss
- -> Hit Rate = 1 Miss Rate

- Cache Miss vs Cache Hit
- Temporal Locality vs Spatial Locality
  - A program with good locality can significantly reduce miss rate and their penalty
- Block is the basic unit when transfer between memory
- Average Memory Access Time = Hit Time + Miss Rate \* Miss Penalty
  - Hit Time: Time to load data from cache if it is a cache hit
  - Miss Rate: Number of Miss / (Number of Hit + Number of Miss)
  - Miss Penalty: Extra Time to load data to the cache if it is a cache miss
- -> Miss Time = Hit Time + Miss Penalty

- Cache Miss vs Cache Hit
- Temporal Locality vs Spatial Locality
  - A program with good locality can significantly reduce miss rate and their penalty
- Block is the basic unit when transfer between memory
- Average Memory Access Time = Hit Time + Miss Rate \* Miss Penalty
  - Hit Time: Time to load data from cache if it is a cache hit
  - Miss Rate: Number of Miss / (Number of Hit + Number of Miss)
  - Miss Penalty: Extra Time to load data to the cache if it is a cache miss
- -> Memory Access Time = Average Memory Access Time \* (Number of Hit + Number of Miss)

- Cache Miss vs Cache Hit
- Temporal Locality vs Spatial Locality
  - A program with good locality can significantly reduce miss rate and their penalty
- Block is the basic unit when transfer between memory
- Average Memory Access Time = Hit Time + Miss Rate \* Miss Penalty
  - Hit Time: Time to load data from cache if it is a cache hit
  - Miss Rate: Number of Miss / (Number of Hit + Number of Miss)
  - Miss Penalty: Extra Time to load data to the cache if it is a cache miss
- -> Memory Access Time = Average Memory Access Time \* (Number of Hit + Number of Miss) = Hit Time \* Number of Hit + Miss Time \* Number of Miss

- Cache Miss vs Cache Hit
- Temporal Locality vs Spatial Locality
  - A program with good locality can significantly reduce miss rate and their penalty
- Block is the basic unit when transfer between memory
- Average Memory Access Time = Hit Time + Miss Rate \* Miss Penalty
  - Hit Time: Time to load data from cache if it is a cache hit
  - Miss Rate: Number of Miss / (Number of Hit + Number of Miss)
  - Miss Penalty: Extra Time to load data to the cache if it is a cache miss
- -> Memory Access Time = Average Memory Access Time \* (Number of Hit + Number of Miss)
  - = Hit Time \* Number of Hit + Miss Time \* Number of Miss
  - = Hit Time \* Number of Hit + (Hit Time + Miss Penalty) \* Number of Miss

S=0	Cache							
	S=0							
	S=1							

8 bits						
	Set=1					

8 bits						
	Set=1	Offset=4				

8 bits						
Tag=8-1-4=3	Set=1	Offset=4				

In a 8-bit memory address system. Let C[s][l][b] denote the value in cache in set s, line l, and byte b line l, all of which are zero-indexed, for instance C[0][1][2] refers to the third byte in the second line of the first set. Let S=2 be the number of sets, E=8 be the number of lines per set, and B=16 be the number of bytes per block (the block being the data portion of a given line). Assume the tag field is in the most-significant bits [leftmost] and the block field is the least-significant bit [rightmost], What is the memory address (in hexadecimal) of that data in C[0][2][7] with the tag bit 2?

8 bits						
Tag=3 Set=1 Offset=4						
010	0	0111				

Answer is 0100 0111 in binary, which is 47 in hexadecimal



Consider a 2-way set associative cache running LRU replacement algorithm that services a memory space of 32 byte locations. 5-bit memory addresses are divided into the format of [ttssb]. In each set, the top row is most recently used and bottom row is least recently used. Indicate whether each of the following memory accesses was a hit or a miss. Noticed that all given addresses are independent, so the state of the cache is not changed after accessing each of the given addresses.

11010

Set	Valid	Tag	Block
0	1	10	
	1	11	
1	1	11	
	0	00	
2	1	00	
	0	11	
3	0	01	
	0	00	

UMassAmherst Colleg


Consider a 2-way set associative cache running LRU replacement algorithm that services a memory space of 32 byte locations. 5-bit memory addresses are divided into the format of [ttssb]. In each set, the top row is most recently used and bottom row is least recently used. Indicate whether each of the following memory accesses was a hit or a miss. Noticed that all given addresses are independent, so the state of the cache is not changed after accessing each of the given addresses.

t t ssb 11010

Set	Valid	Tag	Block
0	1	10	
	1	11	
1	1	11	
	0	00	
2	1	00	
	0	11	
3	0	01	
	0	00	

UMassAmherst | College of Information & Computer Sciences


Consider a 2-way set associative cache running LRU replacement algorithm that services a memory space of 32 byte locations. 5-bit memory addresses are divided into the format of [ttssb]. In each set, the top row is most recently used and bottom row is least recently used. Indicate whether each of the following memory accesses was a hit or a miss. Noticed that all given addresses are independent, so the state of the cache is not changed after accessing each of the given addresses.



Set	Valid	Tag	Block
0	1	10	
	1	11	
1	1	11	
	0	00	
2	1	00	
	0	11	
3	0	01	
	0	00	

**UMassAmherst** 


Consider a 2-way set associative cache running LRU replacement algorithm that services a memory space of 32 byte locations. 5-bit memory addresses are divided into the format of [ttssb]. In each set, the top row is most recently used and bottom row is least recently used. Indicate whether each of the following memory accesses was a hit or a miss. Noticed that all given addresses are independent, so the state of the cache is not changed after accessing each of the given addresses.



Set	Valid		Tag	Block
0	1		10	
	1		11	
1	1		11	
	0		00	
2	1		00	
	0		11	
3	0		01	
	0		00	

**UMassAmherst** 


Consider a 2-way set associative cache running LRU replacement algorithm that services a memory space of 32 byte locations. 5-bit memory addresses are divided into the format of [ttssb]. In each set, the top row is most recently used and bottom row is least recently used. Indicate whether each of the following memory accesses was a hit or a miss. Noticed that all given addresses are independent, so the state of the cache is not changed after accessing each of the given addresses.



Set	Valid		Tag		Block
0	1		10		
	1		11		
1	1		11		
	0		00		
2	1		00		
	0		11		
3	0		01		
	0		00		

**UMassAmherst** 

Consider a 2-way set associative cache running LRU replacement algorithm that services a memory space of 32 byte locations. 5-bit memory addresses are divided into the format of [ttssb]. In each set, the top row is most recently used and bottom row is least recently used. Indicate whether each of the following memory accesses was a hit or a miss. Noticed that all given addresses are independent, so the state of the cache is not changed after accessing each of the given addresses.



Set	Valid		Tag		Block
0	1		10		
	1		11		
1	1		11		
	0		00		
2	1		00		
	0		11		
3	0		01		
	0		00		

**UMassAmherst** 

Consider a 2-way set associative cache running LRU replacement algorithm that services a memory space of 32 byte locations. 5-bit memory addresses are divided into the format of [ttssb]. In each set, the top row is most recently used and bottom row is least recently used. Indicate whether each of the following memory accesses was a hit or a miss. Noticed that all given addresses are independent, so the state of the cache is not changed after accessing each of the given addresses.

01110

Set	Valid	Tag	Block
0	1	10	
	1	11	
1	1	11	
	0	00	
2	1	00	
	0	11	
3	0	01	
	0	00	

**UMassAmherst** 

Consider a 2-way set associative cache running LRU replacement algorithm that services a memory space of 32 byte locations. 5-bit memory addresses are divided into the format of [ttssb]. In each set, the top row is most recently used and bottom row is least recently used. Indicate whether each of the following memory accesses was a hit or a miss. Noticed that all given addresses are independent, so the state of the cache is not changed after accessing each of the given addresses.

ttssb 01110

Set	Valid	Tag	Block
0	1	10	
	1	11	
1	1	11	
	0	00	
2	1	00	
	0	11	
3	0	01	
	0	00	

**UMassAmherst** 

Consider a 2-way set associative cache running LRU replacement algorithm that services a memory space of 32 byte locations. 5-bit memory addresses are divided into the format of [ttssb]. In each set, the top row is most recently used and bottom row is least recently used. Indicate whether each of the following memory accesses was a hit or a miss. Noticed that all given addresses are independent, so the state of the cache is not changed after accessing each of the given addresses.

t t	SS	b
01	110	)

Set	Valid	Tag	Block
0	1	10	
	1	11	
1	1	11	
	0	00	
2	1	00	
	0	11	
3	0	01	
	0	00	

**UMassAmherst** 

Consider a 2-way set associative cache running LRU replacement algorithm that services a memory space of 32 byte locations. 5-bit memory addresses are divided into the format of [ttssb]. In each set, the top row is most recently used and bottom row is least recently used. Indicate whether each of the following memory accesses was a hit or a miss. Noticed that all given addresses are independent, so the state of the cache is not changed after accessing each of the given addresses.

t	t	S	SS	b	)
0	1	1	1	þ	
				↿	

Set	Valid	Tag	Block
0	1	10	
	1	11	
1	1	11	
	0	00	
2	1	00	
	0	11	
3	0	01	
	0	00	

**UMassAmherst** 

Consider a 2-way set associative cache running LRU replacement algorithm that services a memory space of 32 byte locations. 5-bit memory addresses are divided into the format of [ttssb]. In each set, the top row is most recently used and bottom row is least recently used. Indicate whether each of the following memory accesses was a hit or a miss. Noticed that all given addresses are independent, so the state of the cache is not changed after accessing each of the given addresses.

t	t	S	SS	b	)
0	1	1	1	þ	
				↿	

Set	Valid	Tag	Block
0	1	10	
	1	11	
1	1	11	
	0	00	
2	1	00	
	0	11	
3	0	01	
	0	00	

**UMassAmherst** 

Consider a 2-way set associative cache running LRU replacement algorithm that services a memory space of 32 byte locations. 5-bit memory addresses are divided into the format of [ttssb]. In each set, the top row is most recently used and bottom row is least recently used. Indicate whether each of the following memory accesses was a hit or a miss. Noticed that all given addresses are independent, so the state of the cache is not changed after accessing each of the given addresses.

01110

MISS, check the next level.

Set	Valid	Tag	Block
0	1	10	
	1	11	
1	1	11	
	0	00	
2	1	00	
	0	11	
3	0	01	
	0	00	

**UMassAmherst** 

A = [4, 1, 4, 3, 4, 1, 2, 3, 3, 4, 3, 1, 3, 2, 1, 3]

Suppose A, a list of address requests. We execute those requests starting with the request at index 0 in the list. We are using the **Least Recently Used** replacement policy to cache those request. The capacity of the cache is 3 addresses.

Suppose A, a list of address requests. We execute those requests starting with the request at index 0 in the list. We are using the **Least Frequently Used** replacement policy to cache those request. The capacity of the cache is 3 addresses. If there is a tie, the smallest number is removed.

A = [4, 1, 4, 3, 4, 1, 2, 3, 3, 4, 3, 1, 3, 2, 1, 3]

Suppose A, a list of address requests. We execute those requests starting with the request at index 0 in the list. We are using the **Least Recently Used** replacement policy to cache those request. The capacity of the cache is 3 addresses.

A: 1, 2, 3 are the final data in the cache after visiting all the data since they are the most recent 3 elements

Suppose A, a list of address requests. We execute those requests starting with the request at index 0 in the list. We are using the **Least Frequently Used** replacement policy to cache those request. The capacity of the cache is 3 addresses. If there is a tie, the smallest number is removed.

A = [4, 1, 4, 3, 4, 1, 2, 3, 3, 4, 3, 1, 3, 2, 1, 3]

Suppose A, a list of address requests. We execute those requests starting with the request at index 0 in the list. We are using the **Least Recently Used** replacement policy to cache those request. The capacity of the cache is 3 addresses.

A: 1, 2, 3 are the final data in the cache after visiting all the data since they are the most recent 3 elements

Suppose A, a list of address requests. We execute those requests starting with the request at index 0 in the list. We are using the **Least Frequently Used** replacement policy to cache those request. The capacity of the cache is 3 addresses. If there is a tie, the smallest number is removed.

A: 1 3 4 are the final data in the cache after visiting all the data since the frequency of them are 1 5 4. Notice that the frequency is reset to 0 when the data is evicted from the cache during the replacement process.

# Systems Fundamentals

#### Things you should know from this chapter:


- What are system calls and library calls?
- How to do error handling for system calls? [errno]
- What are 3 OS abstraction?
- What are the 3 table used to manipulate files?
- System calls used for manipulating files:
  - o open
  - read
  - write
  - close
  - Iseek

## **System Calls vs Library Calls**

Figure taken from lecture slides:

Are system calls always faster than their library counterparts?

**False** 



#### **ERRNO**

#### Taken from lecture slides:

- When a system call fails, it sets the global integer variable errno to a positive value that identifies the specific error
- Including the <errno.h> header file provides a declaration of errno, as well as a set of constants for the various error numbers
- The section headed ERRORS in each manual page provides a list of possible errno values that can be returned by each system call

#### **ERRNO**

#### Taken from lecture slides:

- When a system call fails, it sets the global integer variable errno to a positive value that identifies the specific error
- Including the <errno.h> header file provides a declaration of errno, as well as a set of constants for the various error numbers
- The section headed ERRORS in each manual page provides a list of possible errno values that can be returned by each system call

errno gets reset to 0, everytime a system call is successful?

### **ERRNO**

#### Taken from lecture slides:

- When a system call fails, it sets the global integer variable errno to a positive value that identifies the specific error
- Including the <errno.h> header file provides a declaration of errno, as well as a set of constants for the various error numbers
- The section headed ERRORS in each manual page provides a list of possible errno values that can be returned by each system call


errno gets reset to 0, everytime a system call is successful?

**False** 

### What are the 3 OS Abstractions?


#### What are the 3 OS Abstractions?

Figure taken from lecture slides:




#### What are the 3 OS Abstractions?

Figure taken from lecture slides:



# Now recap from the worksheet 6!

## Three tables behind the files system



# **Process A**

# File Descriptor Table

10 D00011	ptoi ius
fd flags	file ptr

#### **Open File Table** (System Wide)

(0) 000111 111010,			
file offset	status flag	inode pointer	
		-	
•	-	•	

write(fd1, "CS230", 6); write(fd3, "Nikko", 5); write(fd4, "Joe C", 5);

int fd3 = dup(fd1)

int fd1 = open("file1.txt", O RDWR); int fd2 = open("file2.txt", O RDWR);

int fd4 = open("file1.txt", O RDWR);

Iseek(fd3, -3, SEEK CUR); Iseek(fd4, 0, SEEK END);

What are the first 3 entry in file descriptor table?

Figure taken from lecture slides:

What wil

II	delde dipedro	uthpopologic this c	POSIX name	stdio stream
	0	standard input	STDIN_FILENO	stdin
	1	standard output	STDOUT_FILENO	stdout
	2	standard error	STDERR_FILENO	stderr

file1.txt:

ABCD

College of Information **UMassAmherst** & Computer Sciences

# Process A File Descriptor Table

int fd1 = open("file1.txt", O\_RDWR);
int fd2 = open("file2.txt", O\_RDWR);
int fd3 = dup(fd1)
int fd4 = open("file1.txt", O\_RDWR);
write(fd1, "CS230", 6);

lseek(fd3, -3, SEEK\_CUR);
lseek(fd4, 0, SEEK\_END);

write(fd3, "Nikko", 5); write(fd4, "Joe C", 5);

fd flags	file ptr	
RD,WR	20	_

# Open File Table (System Wide)

file offset	status flag	inode pointer	
0		100	

file1.txt:

ABCD
Aadam Lokhandwala, Joe Chiu

**UMassAmherst** 

#### **Process A File Descriptor Table**

**Open File Table** (System Wide)

<pre>int fd1 = open("file1.txt", O_RDWR); int fd2 = open("file2.txt", O_RDWR);</pre>	
int fd3 = dup(fd1) int fd4 = open("file1.txt", O_RDWR);	
write(fd1, "CS230", 6); write(fd3, "Nikko", 5); write(fd4, "Joe C", 5);	
lseek(fd3, -3, SEEK_CUR);	

fd flags	file ptr	
RD,WR	20	
RD,WR	21	
		•

	(System wide)			
	file offset	status flag	inode pointer	
	•			
	•	-	•	
	0		100	
-	0		250	
	0			

file1.txt:

ABCD Aadam Lokhandwala, Joe Chiu

lseek(fd4, 0, SEEK\_END);

**UMassAmherst** 

# Process A File Descriptor Table

int fd1 = open("file1.txt", O\_RDWR);
int fd2 = open("file2.txt", O\_RDWR);
int fd3 = dup(fd1);
int fd4 = open("file1.txt", O\_RDWR);

write(fd1, "CS230", 6); write(fd3, "Nikko", 5); write(fd4, "Joe C", 5);

lseek(fd3, -3, SEEK\_CUR);
lseek(fd4, 0, SEEK\_END);

fd flags	file ptr	
RD,WR	20	
RD,WR	21	
RD,WR	20	

# Open File Table (System Wide)

_	(0)000111 111010)			
1	file offset	status flag	inode pointer	
		-		
		•		
		•		
	0		100	
	0		250	

file1.txt:



Process A
File Descriptor Table

Open File Table (System Wide)

<pre>int fd1 = open("file1.txt", O_RDWR); int fd2 = open("file2.txt", O_RDWR); int fd3 = dup(fd1); int fd4 = open("file1.txt", O_RDWR);</pre>
write(fd1, "CS230", 6); write(fd3, "Nikko", 5); write(fd4, "Joe C", 5);
lseek(fd3, -3, SEEK_CUR); lseek(fd4, 0, SEEK_END);

e Descri	ptor lai	DIE
fd flags	file ptr	
RD,WR	20	
RD,WR	21	
RD,WR	20	
RD,WR	22	

	(System w	iae)
file offset	status flag	inode pointer
-		
	•	
•	•	•
0		100
0		250
0		100

file1.txt:



**UMassAmherst** 

#### **Process A File Descriptor Table**

```
Open File Table
(System Wide)
```

<pre>int fd1 = open("file1.txt", O_RDWR); int fd2 = open("file2.txt", O_RDWR); int fd3 = dup(fd1);</pre>	
<pre>int fd4 = open("file1.txt", O_RDWR); write(fd1, "CS230 ", 6); write(fd3, "Nikko", 5);</pre>	

te(fd1, "CS230 ", 6);
e(fd3, "Nikko", 5); e(fd4, "Joe C", 5);

Iseek(fd3, -3, SEEK CUR); Iseek(fd4, 0, SEEK END);

file1.txt:

writ

fd flags	file ptr	
RD,WR	20	
RD,WR	21	
RD,WR	20	
RD,WR	22	

	(Oyotom II	140)
file offset	status flag	inode pointer
•	•	•
0 => 6		100
0		250
0		100

# Process A File Descriptor Table

```
Open File Table (System Wide)
```

<pre>int fd1 = open("file1.txt", O_RDWR); int fd2 = open("file2.txt", O_RDWR); int fd3 = dup(fd1); int fd4 = open("file1.txt", O_RDWR);</pre>
write(fd1, "CS230", 6); write(fd3, "Nikko", 5); write(fd4, "Joe C", 5);
lseek(fd3, -3, SEEK_CUR);

e Descii	pioi iai	)IE
fd flags	file ptr	
	•••	
		W 1
RD,WR	20	
RD,WR	21	
RD,WR	20	
RD,WR	22	

	(System vv	ide)
file offset	status flag	inode pointer
-	-	
•	•	
6 => 11		100
0		250
0		100

file1.txt:

lseek(fd4, 0, SEEK END);

**UMassAmherst** 

# Process A File Descriptor Table

```
Open File Table (System Wide)
```

<pre>int fd1 = open("file1.txt", O_RDWR); int fd2 = open("file2.txt", O_RDWR); int fd3 = dup(fd1); int fd4 = open("file1.txt", O_RDWR);</pre>
write(fd1, "CS230", 6); write(fd3, "Nikko", 5); write(fd4, "Joe C", 5);
Iseek(fd3, -3, SEEK_CUR);

Iseek(fd4, 0, SEEK END);

J D 0 0 0 1 1	pto: iak	710
fd flags	file ptr	
••••		
	•••	
RD,WR	20	
RD,WR	21	
RD,WR	20	
RD,WR	22	

	(Oyotoiii V	140)
file offset	status flag	inode pointer
•		
11		100
0		250
0 => 5		100

file1.txt:

CS230 Nikko => Joe C Nikko
Aadam Lokhandwala, Joe Chiu

# Process A File Descriptor Table

```
Open File Table (System Wide)
```

<pre>int fd1 = open("file1.txt", O_RDWR); int fd2 = open("file2.txt", O_RDWR); int fd3 = dup(fd1); int fd4 = open("file1.txt", O_RDWR);</pre>
write(fd1, "CS230", 6); write(fd3, "Nikko", 5); write(fd4, "Joe C", 5);
Iseek(fd3, -3, SEEK_CUR);

Iseek(fd4, 0, SEEK END);

<b>5 5 5 5 5 1 1</b>	pto: iak	
fd flags	file ptr	
RD,WR	20	
RD,WR	21	
RD,WR	20	
RD,WR	22	

(System wide)		
status flag	inode	
-	•	
	100	
	250	
	100	

file1.txt:

# Process A File Descriptor Table

```
Open File Table (System Wide)
```

inode

100

250

100

<pre>int fd1 = open("file1.txt", O_RDWR); int fd2 = open("file2.txt", O_RDWR); int fd3 = dup(fd1); int fd4 = open("file1.txt", O_RDWR);</pre>
write(fd1, "CS230", 6); write(fd3, "Nikko", 5); write(fd4, "Joe C", 5);
<pre>lseek(fd3, -3, SEEK_CUR); lseek(fd4, 0, SEEK_END);</pre>

e Descii	pior rai	JIE	(3)	Stelli Wild
fd flags	file ptr		file offset	status flag
•••	•••		•	•
		<b>1</b>	8	
RD,WR	20		0	
RD,WR	21		5 => 11	•••
RD,WR	20			
RD.WR	22			

file1.txt:

# Process A File Descriptor Table

```
Open File Table (System Wide)
```

<pre>int fd1 = open("file1.txt", O_RDWR); int fd2 = open("file2.txt", O_RDWR); int fd3 = dup(fd1); int fd4 = open("file1.txt", O_RDWR);</pre>
write(fd1, "CS230", 6); write(fd3, "Nikko", 5); write(fd4, "Joe C", 5);
<pre>lseek(fd3, -3, SEEK_CUR); lseek(fd4, 0, SEEK_END);</pre>

e Descriptor Table		
fd flags	file ptr	
		7
RD,WR	20	
RD,WR	21	
RD,WR	20	
RD,WR	22	

(System Wide)		
file offset	status flag	inode
•		
•	•	
8		100
0		250
11		100


file1.txt:


Joe C Ni kko

Aadam Lokhandwala, Joe Chiu


Things you should know from this chapter:

- How does Page Table works
- How to identify a page is Allocated/ Unallocated, Cached/Uncached
- What happens when page is not cached? (Page Fault)
- Address Translation (How to convert VA to PA)






**UMassAmherst** 




**UMassAmherst** 



Allocated & Cached

Allocated & Un-Cached

**UMassAmherst** 




Allocated & Cached

Allocated & Un-Cached


Unallocated

**UMassAmherst** 




Page Table		
1	0000	
0	0001	
1	0001	
0	0011	
1	0010	
1	0101	
0	0110	
1	0100	
0	1000	
1	0011	
0	1010	
0	1011	
0	1100	
0	Null	
0	Null	
0	Null	

**UMassAmherst** 




Page	Table	_
1	0000	Page
0	0001	Table
1	0001	Entry
0	0011	(PTE)
1	0010	
1	<u>0101</u>	— Valid Bit
0	0110	
1	0100	
0	1000	/ Address
1	0011	Address
0	1010	
0	1011	
0	1100	
0	Null	
0	Null	
0	Null	

**UMassAmherst** 




When valid bit is 1, it means the page is in memory. Hence, it's Cached

**UMassAmherst** 



When valid bit is 0 and address is not null, it means the page is not is memory. Hence, it's Un-Cached

**UMassAmherst** 



Page Table		
1	0000	
0	0001	
1	0001	
0	0011	
1	0010	
1	0101	
0	0110	
1	0100	
0	1000	
1	0011	
0	1010	
0	1011	
0	1100	
0	Null	
0	Null	
0	Null	

When valid bit is 0 and address is null, it means the page is not allocated yet. Hence, it's Un-Allocated

**UMassAmherst** 

#### Page Table Null Null Null

### **Address Translation**

How can we convert Virtual Address to Physical Address?

First let's see how VA and PA looks like:

Virtual Address:

Virtual Page Number(VPN)	Page Offset(PO)
(n-p bits)	(p bits)

Physical Address:

Physical Page Number(PPN)	Page Offset(PO)
(m-p bits)	(p bits)

Page Table	
1	0000
0	0001
1	0001
0	0011
1	0010
1	0101
0	0110
1	0100
0	1000
1	0011
0	1010
0	1011
0	1100
0	Null
0	Null
0	Null

#### **Address Translation**

How can we convert Virtual Address to Physical Address?

First let's see how VA and PA looks like:

Virtual Address:

Virtual Page Number(VPN)	Page Offset(PO)
(n-p bits)	(p bits)

Physical Address:

Physical Page Number(PPN)	Page Offset(PO)
(m-p bits)	(p bits)

Which piece of hardware is responsible for converting VA to PA?

Page Table	
1	0000
0	0001
1	0001
0	0011
1	0010
1	0101
0	0110
1	0100
0	1000
1	0011
0	1010
0	1011
0	1100
0	Null
0	Null
0	Null

### **Address Translation**

How can we convert Virtual Address to Physical Address?

First let's see how VA and PA looks like:

Virtual Address:

Virtual Page Number(VPN)	Page Offset(PO)
(n-p bits)	(p bits)

Physical Address:

Physical Page Number(PPN)	Page Offset(PO)
(m-p bits)	(p bits)

Which piece of hardware is responsible for converting VA to PA?

Memory Management Unit (MMU)

Page Table	
1	0000
0	0001
1	0001
0	0011
1	0010
1	0101
0	0110
1	0100
0	1000
1	0011
0	1010
0	1011
0	1100
0	Null
0	Null
0	Null

### **Address Translation**

How can we convert Virtual Address to Physical Address?

First let's see how VA and PA looks like:

Virtual Address:

Virtual Page Number(VPN)	Page Offset(PO)
(n-p bits)	(p bits)

Physical Address:

Physical Page Number(PPN)	Page Offset(PO)
(m-p bits)	(p bits)

Which piece of hardware is responsible for converting VA to PA?

Memory Management Unit (MMU)

Can you convert from PA to VA?

#### Page Table Null Null Null

## **Address Translation**

How can we convert Virtual Address to Physical Address?

First let's see how VA and PA looks like:

Virtual Address:

Virtual Page Number(VPN)	Page Offset(PO)
(n-p bits)	(p bits)

Physical Address:

Physical Page Number(PPN)	Page Offset(PO)
(m-p bits)	(p bits)

Which piece of hardware is responsible for converting VA to PA?

Memory Management Unit (MMU)

Can you convert from PA to VA?

No, Address translation only works one way.

#### Page Table 0 0 0 11 10 101 0 110 100 0 1000 11 1010 0 1011 0 1100 0 Null 0 Null 0 0 Null

## **Address Translation**

How can we convert Virtual Address to Physical Address?

First let's see how VA and PA looks like:

Virtual Address:

Virtual Page Number(VPN)	Page Offset(PO)
(n-p bits)	(p bits)

Physical Address:

Physical Page Number(PPN)	Page Offset(PO)
(m-p bits)	(p bits)

How many bits will VA and PA require? Let's say we are given M = 128, and virtual memory uses 6 bits.

Page Table		
1	0	
0	1	
1	1	
0	11	
1	10	
1	101	
0	110	
1	100	
0	1000	
1	11	
0	1010	
0	1011	
0	1100	
0	Null	
0	Null	
0	Null	

## **Address Translation**

How can we convert Virtual Address to Physical Address?

First let's see how VA and PA looks like:

Virtual Address:

Virtual Page Number(VPN)	Page Offset(PO)
(n-p bits)	(p bits)

Physical Address:

Physical Page Number(PPN)	Page Offset(PO)
(m-p bits)	(p bits)

How many bits will VA and PA require? Let's say we are given M = 128, and virtual memory uses 6 bits.

As M = 
$$2^m \Rightarrow 128 = 2^7 \Rightarrow m = 7$$
  
And as virtual memory uses 6 bits  $\Rightarrow n = 6$ 

#### Page Table 0 0 0 11 10 101 110 0 100 0 1000 11 1010 0 1011 0 1100 0 Null 0 Null 0 0 Null

## **Address Translation**

How can we convert Virtual Address to Physical Address?

First let's see how VA and PA looks like:

Virtual Address:

Virtual Page Number(VPN)	Page Offset(PO)
( <mark>6</mark> -p bits)	(p bits)

Physical Address:

Physical Page Number(PRN)	Page Offset(PO)
(7-p bits)	(p bits)

How many bits will VA and PA require? Let's say we are given M = 128, and virtual memory uses 6 bits.

As 
$$M = 2^m \Rightarrow 128 = 2^7 \Rightarrow m = \overline{7}$$
  
And as virtual memory uses 6 bits  $\Rightarrow n = 6$ 

#### Page Table 0 0 0 11 10 101 0 110 100 0 1000 11 1010 0 1011 0 1100 0 Null 0 Null 0 0 Null

## **Address Translation**

How can we convert Virtual Address to Physical Address?

First let's see how VA and PA looks like:

Virtual Address:

Virtual Page Number(VPN)	Page Offset(PO)
( <mark>6</mark> -p bits)	(p bits)

• Physical Address:

Physical Page Number(PPN)	Page Offset(PO)
( <mark>7</mark> -p bits)	(p bits)

How many bits do we need for VPN? That is how many bits do we require to index the page table?

Page Table		
1	0	
0	1	
1	1	
0	11	
1	10	
1	101	
0	110	
1	100	
0	1000	
1	11	
0	1010	
0	1011	
0	1100	
0	Null	
0	Null	
0	Null	

### **Address Translation**

How can we convert Virtual Address to Physical Address?

First let's see how VA and PA looks like:

Virtual Address:

Virtual Page Number(VPN)	Page Offset(PO)
(6-p bits)	(p bits)

Physical Address:

Physical Page Number(PPN)	Page Offset(PO)
( <mark>7</mark> -p bits)	(p bits)

How many bits do we need for VPN? That is how many bits do we require to index the page table?

As page table has 16 PTE, so we need  $16 = 2^4$  index, hence we will need 4 bits.

#### Page Table Null Null Null

## **Address Translation**

How can we convert Virtual Address to Physical Address?

First let's see how VA and PA looks like:

Virtual Address:

Virtual Page Number(VPN)	Page Offset(PO)
( <mark>6</mark> -p bits)	(p bits)

Physical Address:

Physical Page Numbe	r(PPN)	Page Offset(PO)
( <mark>7</mark> -p bits) \		(p bits)

How many bits do we need for VPN? That is how many bits do we require to index the page table?

As page table has 16 PTE, so we need  $16 = 2^4$  index, hence we will need 4 bits.

So VPN will require 4 bits 
$$\Rightarrow$$
 6- $p = 4 \Rightarrow p = 2$ 

UMassAmherst | College of Information & Computer Sciences

#### Page Table 0 0 0 11 10 101 110 0 100 0 1000 11 0 1010 1011 0 1100 0 Null 0 Null 0 0 Null

## **Address Translation**

How can we convert Virtual Address to Physical Address?

First let's see how VA and PA looks like:

Virtual Address:

Virtual Page Number(VPN) (6-2 bits)	Page Offset(PO) (2 bits)
(0-2 bits)	(2 5113)

Physical Address:

Physical Page Number(PRN)	Page Offset(PO)	
(7-2 bits)	( <mark>2</mark> bits)	

How many bits do we need for VPN? That is how many bits do we require to index the page table?

As page table has 16 PTE, so we need  $16 = 2^4$  index, hence we will need 4 bits.

So VPN will require 4 bits  $\Rightarrow$  6-p = 4  $\Rightarrow$  p = 2

UMassAmherst | College of Information & Computer Sciences

#### Page Table Null Null Null

# **Address Translation**

How can we convert Virtual Address to Physical Address?

First let's see how VA and PA looks like:

Virtual Address:

Virtual Page Number(VPN)	Page Offset(PO)
(4 bits)	(2 bits)

Physical Address:

Physical Page Number(PPN)	Page Offset(PO)
(5 bits)	(2 bits)

Page Table		
1	0	
0	1	
1	1	
0	11	
1	10	
1	101	
0	110	
1	100	
0	1000	
1	11	
0	1010	
0	1011	
0	1100	
0	Null	
0	Null	
0	Null	

### So we have:

Virtual Page Number(VPN)	Page Offset(PO)
(4 bits)	(2 bits)
?	?

Physical Page Number(PPN) (5 bits)	Page Offset(PO) (2 bits)
?	?

Page Table		
1	0	
0	1	
1	1	
0	11	
1	10	
1	101	
0	110	
1	100	
0	1000	
1	11	
0	1010	
0	1011	
0	1100	
0	Null	
0	Null	
0	Null	

### So we have:

Virtual Page Number(VPN)	Page Offset(PO)
(4 bits)	(2 bits)
0100	10

Physical Page Number(PPN) (5 bits)	Page Offset(PO) (2 bits)
?	?

Page Table	
1	0
0	1
1	1
0	11
1	10
1	101
0	110
1	100
0	1000
1	11
0	1010
0	1011
0	1100
0	Null
0	Null
0	Null

### So we have:

Virtual Page Number(VPN)	Page Offset(PO)
(4 bits)	(2 bits)
0100	10

Physical Page Number(PPN) (5 bits)	Page Offset(PO) (2 bits)
?	?

Page Table		
1	0	
0	1	
1	1	
0	11	
1	10	
1	101	
0	110	
1	100	
0	1000	
1	11	
0	1010	
0	1011	
0	1100	
0	Null	
0	Null	
0	Null	

### So we have:

Virtual Page Number(VPN)	Page Offset(PO)
(4 bits)	(2 bits)
0100	10

Physical Page Number(PPN) (5 bits)	Page Offset(PO) (2 bits)
?	?

Page Table		
1	0	
0	1	
1	1	
0	11	
1	10	
1	101	
0	110	
1	100	
0	1000	
1	11	
0	1010	
0	1011	
0	1100	
0	Null	
0	Null	
0	Null	

So we have:

Virtual Page Number(VPN)	Page Offset(PO)
(4 bits)	(2 bits)
0100	10

In decimal is 4

Physical Page Number(PPN) (5 bits)	Page Offset(PO) (2 bits)
?	?

Valid bit is 1, means it's cached

Page Table	
1	0
0	1
1	1
0	11
1	10
1	101
0	110
1	100
0	1000
1	11
0	1010
0	1011
0	1100
0	Null
0	Null
0	Null

So we have:

Virtual Page Number(VPN)	Page Offset(PO)
(4 bits)	(2 bits)
0100	10

Physical Page Number(PPN)	Page Offset(PO)
(5 bits)	(2 bits)
00010	?

Page	e Table	So we have:
1	0	Virtual Page Number(VPN) Page Offset(PO)
0	1	(4 bits) (2 bits)
1	1	_0100 10
0	11	
1	10	
1	101	In decimal is 4
0	110	
1	100	Physical Page Number(PPN) Page Offset(PO)
0	1000	(5 bits) (2 bits)
1	11	
0	1010	00010 10
0	1011	<u>'</u>
0	1100	
0	Null	
0	Null	
0	Null	

		ı			
Page	Table	So we have:			
1	0		Virtual Page Number(VPN)	Page Of	ffset(PO)
0	1		(4 bits)	(2 ا	oits)
1	1		_0100	1	0
0	11				
1	10	<b>←</b> .			
1	101	i In (	decimal is 4		
0	110				
1	100		Physical Page Number(PPN)	Page Of	fset(PO)
0	1000		(5 bits)		oits)
1	11		20040		<b>†</b>
0	1010		00010	1	0
0	1011				
0	1100				
0	Null	So, PA will be: 0b0001010			)
0	Null				
0	Null				

College of Information & Computer Sciences **UMassAmherst** 

Page Table		
1	0	
0	1	
1	1	
0	11	
1	10	
1	101	
0	110	
1	100	
0	1000	
1	11	
0	1010	
0	1011	
0	1100	
0	Null	
0	Null	
0	Null	

### So we have:

Virtual Page Number(VPN)	Page Offset(PO)
(4 bits)	(2 bits)
?	?

Physical Page Number(PPN) (5 bits)	Page Offset(PO) (2 bits)
?	?

Page Table		
1	0	
0	1	
1	1	
0	11	
1	10	
1	101	
0	110	
1	100	
0	1000	
1	11	
0	1010	
0	1011	
0	1100	
0	Null	
0	Null	
0	Null	

### So we have:

Virtual Page Number(VPN)	Page Offset(PO)
(4 bits)	(2 bits)
0001	00

Physical Page Number(PPN) (5 bits)	Page Offset(PO) (2 bits)
?	?

Page Table		
1	0	
0	1	
1	1	
0	11	
1	10	
1	101	
0	110	
1	100	
0	1000	
1	11	
0	1010	
0	1011	
0	1100	
0	Null	
0	Null	
0	Null	

### So we have:

Virtual Page Number(VPN)	Page Offset(PO)
(4 bits)	(2 bits)
0001	00

Physical Page Number(PPN) (5 bits)	Page Offset(PO) (2 bits)
?	?

Page Table		
1	0	
0	1	
1	1	
0	11	
1	10	
1	101	
0	110	
1	100	
0	1000	
1	11	
0	1010	
0	1011	
0	1100	
0	Null	
0	Null	
0	Null	

### So we have:

Virtual Page Number(VPN)	Page Offset(PO)
(4 bits)	(2 bits)
0001	00

Physical Page Number(PPN) (5 bits)	Page Offset(PO) (2 bits)
?	?

Page Table	
1	0
0	1
1	1
0	11
1	10
1	101
0	110
1	100
0	1000
1	11
0	1010
0	1011
0	1100
0	Null
0	Null
0	Null

So we have:

Virtual Page Number(VPN)	Page Offset(PO)
(4 bits)	(2 bits)
0001	00

In decimal is 1

Physical Page Number(PPN) (5 bits)	Page Offset(PO) (2 bits)
?	?

Valid bit is 0, means it's either Un-Cached, or Un-Allocated. In both cases we will get **Page Fault!**