|  |  |  |
| --- | --- | --- |
|  |  |  |
| Phone number: +84 369 649 641  Email: dmt07071995@gmail.com  LinkedIn: <https://www.linkedin.com/in/minhtandam>  **DAM MINH TAN**  **Skills** | | |
| * **Programming languages:**   + Scripting Language: C-shell, Perl, Tcl, Python.  + Hardware Description language: Verilog, System Verilog.  + Assembly language: Arm assembly language (for Combine Test).   + Excel VBA   * **English skills:** TOEIC 615 (April 2020) | | |
| **Experience** | | |
| **Engineer** | **Renesas Design Vietnam** | **Mar 2018 – Now** |
| **Bus System Design and Verification Engineer (2.5 years)**   * Performed Combination Test for Error Controller Module (ECM) and Bus modules, preferably ARM-based. * Performed RTL code checking (Spyglass) * Perform Synthesize, Formal Checks, Precheck for DFT, STA and DRC. * Design Bus modules (AMBA generator based). * Contributed to develop auto-generate RTL for Bus modules. * Unit Test environment building (0.5 year) * Bus Structure Design.   **Storage Interface (SD card) Design and Verification Engineer (1 year)**   * Performed Combination Test for SD card interface module, preferably ARM-based. * Performed Synthesize, Formal Checks, Precheck for DFT, STA and DRC. * Implement Timing ECO fixes. * Maintenance SDC. * Maintenance SD card interface RTL. | | |
| **Technical Skill and Knowledge** | | |
| **Hardware Design:** |  |  |
| * Have Knowledge about APB protocol, AXI protocol, BUS Structure of SoC, AMBA generator. * Have Knowledge about Error Controller Module. * Have experience for Design Error checking/controller module, Bus module. * Have experience EDA tools (FC, DC, Primetime, JG-CONN, spyglass, FM…). * Ability perform Synthesis phase as well as judgement synthesis checker (STAcheck, DFTcheck, HLDRC) and use SDC constraints for synthesis. * Ability for using scripting language for reduce repeated work. * Ability for design BUS structure.   **Verification**:   * Ability to conduct Combine Test by simulation, trace and debug using waveform. * Ability to conduct code coverage, branch coverage. | | |
| **Working Manner** | | |
| * Good at communication and interpersonal skill. * Good at teamwork, as well as independently. * Ability to work under pressure. * Take personal responsibility and integrity. * Automation thinking with repeated work. | | |
| **Education** | | |
| **Ho Chi Minh City** | **Bach Khoa University** | **Sep 2013 – May 2018** |
| * Electrical & Electronics Engineering Bachelor’s Degree | | |
| **Related Course:**  “Intermediate IC Design Course”of [Semiconvn](https://www.semiconvn.com/) | | |