Indian Institute of Technology, Delhi

FALL, 2013

CSL 211: COMPUTER ARCHITECTURE

Minor 2

One and Half Hours

NOTE: – All answers need to be brief and to the point.

- Please make any assumptions that you deem to be reasonable.
- We need exquisite detail, and clarity in every answer.
- You need to write your answer in the answer box (Ans:). We will **NOT GRADE** your answer, if it is not written in the box.
- Every answer needs to be written neatly and cleanly in the space provided for it.
- Use proper handwriting, and do not write anything in the margins.
- Note that in most questions, there is no part marking.
- You can use rough sheets. Do not attach them with this paper.
- You are not allowed to carry any electronic gadget including calculators.
- This question paper **NEEDS TO BE SUBMITTED**. Do not take it with you.

Total Marks: 50

Total Number of Pages: 8

Name:			Group No:		Entry No:						
Marks:	1	2	3	4	5	6	7	8		Total	

Easy

1. NO PART MARKING Answer the following:

Ansv	wer the following: (15 marks)				
i)	Which algorithm is faster, restoring or non-restoring? Ans: non-restoring				
ii)	What is the time complexity of floating point division?				
	Ans: $\log(n)$, or $\log(n) \times \log(p)$ (p is the precision), or $\log(n)^2$				
iii)	The four IEEE 754 rounding modes are round to $+\infty$, $-\infty$, to 0, and round to				
	Ans: nearest/even .				
iv)	How many stages does a SimpleRisc processor have? Ans: 5				
v)	The store instruction saves the value to be stored in the Ans: rd field of the instruction packet.				
vi)	A pipeline latch is triggered on the Ans: negative edge of a clock.				
vii)	The $flags$ register is updated by the Ans: cmp instruction.				
viii)	Is it required to have a forwarding path from the EX to OF stage? (Yes/No) Ans: No				
ix)	We need to insert 3 bubbles for a taken branch. (Yes/ No) Ans: No				
x)	How many microinstructions did we define in class? Ans: 8				
xi)	List the registers that are exposed by the memory unit to the shared bus in a microprogrammed processor. Ans: mar , mdr , $ldResult$				
xii)	Which micro-instruction implements a jump to the corresponding index in the microprogram memory for a given program instruction? Ans: mswitch				
xiii)	Performance is completely dependent on the frequency of a processor. (true/false) Ans: false				
xiv)	What are the two factors that determine the frequency of a processor (options: compiler, technology, architecture). Ans: technology, architecture				
xv)	Does compiler technology have an effect on IPC (yes/ no). Ans: yes				

Medium

2. Implement the *load* instruction in micro-assembly. Do not specify the preamble. (5 marks)

```
/* transfer rs1 to register A */
mmov regSrc, rs1, <read>
mmov A, regVal

/* calculate the effective address */
mmov B, immx, <add> /* ALU operation */

/* perform the load */
mmov mar, aluResult, <load>

/* write the loaded value to the register file */
mmov regData, ldResult
mmov regSrc, rd, <write>

/* jump to the beginning */
mb .begin
```

3. Answer the following questions.

- (6 marks)
- i) What are the six possible forwarding paths in our SimpleRisc processor? (2 marks) $EX \to OF, MA \to EX, RW \to MA, RW \to EX, MA \to OF, RW \to OF$
- ii) Which four forwarding paths, are required, and why? (Give examples to support your answer). $(4 \ \mathrm{marks})$

T				
Path	Reason			
$MA \rightarrow EX$	Forwarding across consecutive instructions with a RAW dependence. The first			
	instruction cannot be a load instruction.			
	add r1, r2, r3			
	sub r4, r1, r2			
$RW \to MA$	Fowarding from a load to a store instruction			
	ld r1, 10[r4]			
	st r1, 20[r3]			
$RW \to EX$	Forwarding across two stages.			
	ld r1, 10 [r4]			
	add r8, r9, r10			
	add r4, r1, r2			
$RW \rightarrow OF$	Forwarding across three stages.			
	ld r1, 10 [r4]			
	add r8, r9, r10			
	add r6, r9, r10			
	add r4, r1, r2			

Note to TAs 1 mark per case. Just one example, or a little bit of reasoning is sufficient. Award 0 marks to subparts that give wrong examples.

4. Write pseudo-code for detecting and handling the branch-lock condition? (without delayed branches) (4 marks)


If the instruction in the EX stage is a taken branch, convert the instructions in the IF and OF stage to bubbles. We find out if a branch is taken by inspecting the isBranchTaken signal.

Note to TAs This is a very easy question. We do not need more than this basic insight.

Hard

5. How would you implement a multiplexer with transmission gates? (show a circuit diagram, and explain why your idea will work) (3 marks)

A multiplexer takes n input bits, and has log(n) select bits. We first use a decoder to expand the set of log(n) select bits to n control bits. Each control bit controls a transmission gate.




Note to TAs Use of the decoder (1 mark), Insight: Connecting all the transmission gates in a wired OR configuration (1 marks), final solution (1 mark)

6. Assume that we have an instruction immediately after a call instruction that reads ra. We claim that this instruction will get the correct value of ra in a pipeline with forwarding. Is this true? Prove your answer. (3 marks)

A call instruction is a taken branch (1 mark), and thus the two slots after it will contain bubbles (1 mark). $RW \to OF$ will ensure that the ra register gets the right value (1 mark).

7. Answer the following:

NO PART MARKING



(6 marks)

- Assuming a traditional SimpleRisc pipeline, how many cycles will this code take to execute in a pipeline with just interlocks? Assume that time starts when the first instruction reaches the RW stage. This means that if we had just one instruction, then it would have taken exactly 1 cycle to execute (Not 5). Moreover, assume that the branch is not taken. [Assumptions: No forwarding, No delayed branches, No reordering] Ans: 34
- Now, compute the number of cycles with forwarding (no delayed branches no reordering).

 Ans: 16
- Compute the minimum number of cycles when we have forwarding, and we allow instruction reordering. We do not have delayed branches, and in the reordered code, the branch instruction cannot be one of the last three instructions. Number of cycles = Ans: 15
- iv) Compute the minimum number of cycles when we have forwarding, allow instruction reordering, and have delayed branches. Here, again, we are not allowed to have the branch instruction as one of the last three instructions in the reordered code. Number of cycles = Ans: 16.

Note to TAs (a) 1, (b) 1.5, (c) 1.5, (d) 2. For \pm 1, give a third of the marks (2/3 = 0.5, 1.5/3 = 0.5, 1/3 = 0).

Research

- 8. We wish to compute the square root of a floating point number in hardware using the Newton Raphson method. Outline the details of an algorithm, prove it, and compute its computational complexity. Follow the following sequence of steps.

 (8 marks)
 - (a) Find an appropriate objective function.
 - (b) Find the equation of the tangent, and the point at which it intersects the x-axis.
 - (c) Find an error function.
 - (d) Calculate an appropriate initial guess for x.
 - (e) Prove that the magnitude of the error is less than 1.
 - (f) Prove that the error decreases at least by a constant factor per iteration.
 - (g) Evaluate the asymptotic complexity of the algorithm.

Answer:

- (a) Objective function: $f(x) = x^2 b$ Assume that $1/2 \le b < 2$. Any floating point number in the normal form can be brought to this form by rounding the exponent to the nearest even number. Example. $1.5 \times 2^{-3} = 0.75 \times 2^{-2}$.
- (b) Slope = 2x. Point at which the tangent intersects the x-axis (x_2) :

$$\frac{x_1^2 - b}{x_1 - x_2} = 2x_1
\Rightarrow x_2 = \frac{x_1^2 + b}{2x_1}$$
(1)

(c) Error function: $E(x) = x - \sqrt{b}$

$$E(x_{2}) = x_{2} - \sqrt{b}$$

$$= \frac{x_{1}^{2} + b}{2x_{1}} - \sqrt{b}$$

$$= \frac{x_{1}^{2} + b - 2x_{1}\sqrt{b}}{2x_{1}}$$

$$= \frac{(x_{1} - \sqrt{b})^{2}}{2x_{1}}$$

$$= \frac{E(x_{1})^{2}}{2x_{1}}$$
(2)

- (d) Initial guess for x: x = 1
- (e) Initial value of the error: $1 \sqrt{b}$.

$$(1/2 < b < 2) \Rightarrow (1 - \sqrt{2}) < (1 - \sqrt{b}) < (1 - 1/\sqrt{2})$$

Hence, $|1-\sqrt{b}|<1$

(f) Let us prove by induction that $x_n \ge 1/2$, and $b \ge x_n/2$. This is true for the base case $x_1 = 1$. Assume the hypothesis is true for $x_n = x'$. Let us try to prove that the hypothesis holds for $x_{n+1} = x''$.

$$x'' = \frac{x'^2 + b}{2x'}$$

$$= \frac{x'}{2} + \frac{b}{2x'}$$
(3)

Now, $x'/2 \ge 1/4$ (because, $x' \ge 1/2$), and $b/2x' \ge 1/4$ (because $b \ge x'/2$). Hence, $x'' \ge 1/2$.

Let us now prove that $b \ge x''/2$. We have:

$$b \ge x''/2$$

$$\Leftrightarrow b \ge \frac{x'^2 + b}{4x'}$$

$$\Leftrightarrow b \ge \frac{x'}{4} + \frac{b}{4x'}$$

$$(4)$$

By the induction hypothesis, $b/2 \ge x'/4$. If we prove that $b/2 \ge b/4x'$, we are done.

$$\frac{b}{2} \ge \frac{b}{4x'}$$

$$\Leftrightarrow 1 \ge \frac{1}{2x'}$$

$$\Leftrightarrow x' \ge \frac{1}{2}(TRUE)$$
(5)

We have thus proved the induction, and we can conclude that $x_n \ge 1/2$ for all values of n. Hence, $\forall n, 2x_n \ge 1$. We thus have:

$$E(x_{n+1}) \le E(x_n)^2$$

(g) We have log(n) steps because, we assume that the precision is till n bits. In each step, we have to do a left shift and round (log(n)), addition (log(n)), and division $(log(n)^2)$.

Thus, the total time complexity is Ans: $O(log(n)^3)$

Note to TAs: : (a and b) should have a reduced form of b (1 mark) (c) 1 mark (d and e) 1 mark (f) 4 marks (g) 1 mark. Take a look at part (f) carefully, it is the crux of the algorithm. The proof should be crystal clear (for full marks). If there is any ambiguity, the benefit of doubt goes to the TA. For this answer, we need to assume that the time complexity of a division is $O(log(n)^2)$ (This is a research question).