Left neighbour	Your Name	Your Entry No.	Right neighbour
Saket	Amem Agrawol	20150510210	Sagar

COL216 Computer Architecture

Quiz 2 (Set A)

16.03.2017

Q 1. While carrying out a multi-cycle design for ARM processor, it is required to figure out how various instructions will be broken up into cycles. Show how will you break up the instructions given below into cycles, considering the following datapath constraints - (a) the register file has only 2 read ports and 1 write port, (b) the ALU is used to do all arithmetic and logical operations as well as address calculations (there are no separate adders), (c) multiplication and shifting/rotation cannot be done in the same cycle in which ALU is being used. Assume that PC is a separate register, rather than R15.

LDREQ Rd, [Rn, - Rm, LSL #2]! ANDS Rd, Rn, Rm, LSR Rs MUL Rd, Rm, Rs

{Load if equal, with auto (pre) decrement} {Perform bit-wise AND and set flags} $\{Multiply Rd = Rm * Rs\}$

update PCS fetch instruction -> Load Rm, Rm -> \$ Shift Rm -> Calculate

Stock in RF 4 Stock Ad to RM imRF or Rd or Rd star from memory build petal from memory of Shift (Rm) -> ALU -

Q 2. Consider a classical 5-stage pipeline to implement ARM instructions DP, DT and B. For DP instructions, no shift/rotate is allowed. For DT instructions, offset is always 0. Writing into Register file takes place at the end of a clock cycle. When a branch instruction is detected, any instructions entered in pipeline after the branch instructions are flushed. When the branch completes the 3rd stage, its correct successor is fetched. Find the number of clock cycles required to execute the code below in two cases - (a) there are no data forwarding paths and (b) all possible data forwarding paths are there. Show how you obtain your answer. Assume that the loop executes 10 times.

Loop (DLDR R4, [R1] @ LDR R5, [R2] (A) ADD R4, R4, R5 (S) STR R4, [R1] 5 ADD R1, R1, #4 ADD R2, R2, #4 **CMP R1, R6** BLT Loop

(yall

a) Handling Hazards by stalling

Clock apples 3) No have to shall add R4, R4, R5 at IF stage by of its defendence on previous lde instantion

6 4 4 pow we would stall sto instruction Delay = 3 + 3 + 2+ 3

Total fine = 11+ 12 = 23 × 10

Add instruction (line 3) would be stalled for one clock cycle. I the 3 suches are used too flushing instruction after beach. One loop thus takes = 12 + 1 + 3 = 16. TOTAL CLOCK Lycle - 160