






(a) Top-level accelerator architecture



(b) The microarchitecture of the DARE processing engine (PEA)



(c) The structure of the VCU