

HTG-940: Virtex UltraScale +™QUAD FMC +开发平台

一、平台简介


HTG-940 采用 Xilinx Virtex UltraScale + VU13P, 可为各种不同的可编程应用提供各种 FPGA 栅极密度, I / O 和存储器。HTG-940 架构通过四个符合 Vita 57.4 标准的高引脚数 FPGA 夹层卡(FMC +)连接器,可实现简单通用的功能扩展。FMC +端口可访问总共 370 个单端 FPGA I / O 和 72 个 GTY / GTH(30.5 / 16.0Gbps)串行收发器。FMC +端口可以托管标准的 Vita57.4 或 Vita57.1 子卡。

HTG-940 由一个 72 位 ECC DDR4 SODIMM 插槽支持,可访问高达 16 GB 的 SDRAM 内存。支持 HTG 4GB 混合存储器立方体 (HMC) FMC +模块,用于高性能串行存储器。HTG-940可以访问 QSFP28(100G),100/1000 以太网和 USB 通信端口。

二、平台图片



三、平台特性



Device Name	V0190	VUSP	VUISP
System Logic Cells (K)	2,350	2,586	3,780
CLB Flip-Flops (K)	2,148	2,364	3,456
CLB LUTs (K)	1.074	1,182	1,728
Max. Distributed RAM (Mb)	14.49	36.1	48.3
Total Block RAM (Mb)	132.9	75.9	94.5
UltraRAM (Mb)	123	270	360
Clock Management Tiles (CMTs)	30 1,880	30 6,840	16 12,288
DSP Slices			
PCIe® Gen3 x16 / Gen4 x8	6 (G3)	6	4
150G Interlaken	9	9	8
100G Ethernet w/RS-FEC	9 (100G)	9	12



四、平台参数

- ▶x1 Xilinx Virtex UltraScale + VU9P, VU13P, or UltraScale VU190 FPGA in B2104 package
- ►x1 72-bit ECC DDR4 SODIMM socket supporting memory density up to 16GB- (shipped with 4GB)
- ►x4 FMC+ (Vita 57.4) ports
 - FMC "A": High Pin Count (HSPC) populated with 20 serial transceivers (GTY for VU9P/VU139 and GTH for VU190) and 116 singled-ended I/Os.
 - FMC "B": High Pin Count (HSPC) populated with up to 16 serial transceivers (GTY for VU9P/VU13P/VU190) and 66 single-ended I/Os.
 - -FMC "C" High Pin Count (HSPC) populated with up to 16 serial transceivers (GTY for VU9P/VU13P/VU190) and 66 single-ended I/Os.
 - -FMC "D" :High Pin Count (HSPC) populated with 20 serial transceivers (GTY for VU9P/VU139 and GTH for VU190)and 116 single-ended I/Os.
- ►x1 QSFP28 (100G) Port
- ►x1 Ethernet 10/100/1000) Port
- ► XDAC headers
- ▶x1 USB to UART Port
- ►x2 QSPI Configuration Flash
- ►x1 Jtag port for configuration and debugging
- ►x1 Header with 16 GPIOs
- ► Ultra low-jitter Programmable oscillators & clock generators
- ►x1 IP protection circuit
- ► Size: 8.7" x 5.9" (220mm x 150mm)

VU190		VU9P/VU13P			
Bank #	I/O Type	Bank#	I/O Type	Port Assignment	
125	GTY	120	GTY	FMC"C": DP[0:3]	
126	GTY	121	GTY	FMC"C": DP[4:7]	
127	GTY	122	GTY	FMC"C": DP[8:11]	
128	GTY	123	GTY	FMC"C": DP[12:15]	
129	GTY	124	GTY	FMC"B": DP[0:3]	
130	GTY	125	GTY	FMC"B": DP[4:7]	
131	GTY	126	GTY	FMC"B": DP[8:11]	
132	GTY	127	GTY	FMC"B": DP[12:15]	
133	GTY	128	GTY	QSFP28	
224	GTH	224	GTY	FMC"D": DP[0:3]	
225	GTH	225	GTY	FMC"D": DP[4:7]	
226	GTH	226	GTY	FMC"D": DP[8:11]	
227	GTH	227	GTY	FMC"D": DP[12:15]	
228	GTH	228	GTY	FMC"D": DP[16:19]	
229	GTH	229	GTY	FMC"A": DP[16:19]	
230	GTH	230	GTY	FMC"A": DP[12:15]	
231	GTH	231	GTY	FMC"A" : DP[8:11]	
232	GTH	232	GTY	FMC"A" : DP[4:7]	
233	GTH	233	GTY	FMC"A" : DP[0:3]	

五、平台参考设计



DDR4 memory controller