

Application Notes: AN_SY8205

High Efficiency Fast Response, 5A, 30V Input Synchronous Step Down Regulator Preliminary Specification


General Description

SY8205 develops a high efficiency synchronous stepdown DC-DC converter capable of delivering 5A output current. SY8205 operates over a wide input voltage range from 4.5V to 30V and integrates main

switch and synchronous switch with very low $R_{DS(ON)}$ to minimize the conduction loss.

SY8205 adopts the instant PWM architecture to achieve fast transient responses for high step down applications and high efficiency at light loads. In addition, it operates at pseudo-constant frequency of 500kHz under continuous conduction mode to minimize the size of inductor and capacitor.

Ordering Information



Temperature Range: -40°C to 85°C

Ordering Number	Package type	Note
SY8205DNC	DFN4×3-12	
SY8205FCC	SO8E	

Features

- Low $R_{DS(ON)}$ for internal switches (top/bottom): 70/40 m Ω
- 4.5-30V input voltage range
- Instant PWM architecture to achieve fast transient responses
- External softstart limits the inrush current
- Pseudo-constant frequency: 500kHz at heavy loads
- 5A continuous, 6A peak load current capability
- 1.5% 0.6V reference
- Output over current limit
- Output short circuit protection with current fold back
- Thermal shutdown and auto recovery
- RoHS Compliant and Halogen Free
- Com act package: DFN3x4-12/SO8E

Applications

- LCD-TV
- SetTop Box
- Notebook
- Storage
- High power AP router
- Networking

Typical Applications




Figure 1. Schematic Diagram Figure(SY8205DNC)






Figure 2. Schematic Diagram Figure(SY8205FCC)

Efficiency vs. Load Current





Figure 3. Efficiency vs. Load Current



Pinout (top view)




Top Mark: ADSxyz, (Device code: ADS, x=year code, y=week code, z=lot number code) Top Mark: AHHxyz, (Device code: AHH, x=year code, y=week code, z=lot number code)

Pin Name		Pin	Pin Description		
		Number			
BS	1	1	Boot-Strap Pin. Supply high side gate driver. Decouple this pin to LX pin with 0.1uF ceramic cap.		
GND	Exposed Paddle	Exposed Paddle	Ground pin.		
SVIN	10	/	Analog supply input. Bypass 1uF capacitor to ground.		
PVIN	11,12	7,8	Power supply input. Decou le this pin to GND pin with at least 10uF ceramic cap		
LX	2,3,4	2	Inductor pin. Connect this pin to the switching node of inductor		
EN	5	3	Enable control. The device has an accurate 1.2V rising threshold that will allow the user to program the accurate turn-on delay by adding RC before the EN pin.		
VCC	9	6	Internal 3.3V LDO output. Power supply for internal analog circuits and driving circuit. Add a 1uF bypass capacitor to GND.		
PG	6	/	Power good indicator. Open drain output if the output is within 90% of regulation; low otherwise.		
FB	7	5	Output Feedback Pin. Connect this pin to the center point of the output resistor divider (as shown in Figure 1) to program the output voltage: Vout=0.6*(1+R1/R2)		
SS	8	4	Softstart programming pin. Connect a capacitor from this pin to ground to program the softstart time. Tss=Css*0.6V/10uA		



Absolute Maximum Ratings (Note 1)	
PVIN, SVIN, LX, BS, EN, PG	33V
VCC,FB, SS, BS-LX	4V
Power Dissipation, PD @ TA = 25°C DFN4X3-12/SO8E	2.8/3.3W
Package Thermal Resistance (Note 2)	
heta ja	36/30°C/W
θ νς	18°/10C/W
Junction Temperature Range	125°C
Lead Temperature (Soldering, 10 sec.)	260°C
Storage Temperature Range	-65°C to 150°C
Recommended Operating Conditions (Note 3)	
Supply Input Voltage	4.5V to 30V
Junction Temperature Range	-40°C to 125°C
Ambient Temperature Range	-40°C to 85°C

Function Block





Electrical Characteristics

 $(V_{IN} = 12V, V_{OUT} = 5V, C_{OUT} = 47uF, T_A = 25^{\circ}C, I_{OUT} = 1A \text{ unless otherwise specified})$

Parameter	Symbol	Test Conditions	Min	Тур	Max	Unit
Input Voltage Range	IN		4.5		30	V
Quiescent Current	I_Q	$I_{OUT}=0, V_{FB}=V_{REF}*105\%$		200		μА
Shutdown Current	SHDN	EN=0		5	10	μA
Feedback Reference	REF		0.591	0.6	0.609	V
Voltage						
FB Input Current	FB	V =V FB CC	-50		50	nA
Top FET RON	Rds(on)1			70		mΩ
Bottom FET RON	Rds(on)2			40		mΩ
Bottom FET Current	LIM		5			A
Limit						
EN falling threshold	V ENL		1.1	1.2	1.3	V
EN threshold hysteresis	EN,HYS			0.1		V
Input UVLO threshold	UVLO				4	V
UVLO hysteresis	HYS			0.2		V
Oscillator Frequency	OSC	I _{OUT} =200mA		500		kHz
Min ON Time				80		ns
Min OFF Time				120		ns
Internal LDO Output	VCC	V _{IN} =4V	3.2	3.3	3.4	V
Thermal Shutdown	SD			160		°C
Temperature						
Thermal Shutdown	SD,HYS			20		°C
Hysteresis						


Note 1: Stresses beyond the "Absolute Maximum Rati gs" may cause permanent damage to the device. These are stress ratings only. Functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specification is not mplied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Note 2: θ JA is measured in the natural convection at $T_A = 25^{\circ}C$ on a low effective single layer thermal con ductivity test board of JEDEC 51-3 thermal measurement standard. Paddle of DFN3x3-12/SO8E packages is the case position for θ JC measurement.


Note 3: The device is n t guaranteed to function outside its operating conditions.




Typical Performance Characteristics











Operation

SY8205 is a synchronous buck regulator IC that integrates the PWM control, top and bottom switches on the same die to minimize the switching transition loss and conduction loss. With ultra low Rds(on) power switches and proprietary PWM control, this regulator IC can achieve the highest efficiency and the highest switch frequency simultaneously to minimize the external inductor and capacitor size, and thus achieving the minimum solution footprint.


SY8205 provides protection functions such as cycle by cycle current limiting and thermal shutdown protection. SY8205 will sense the output voltage conditions for the fault protection.

Applications Information

Because of the high integration in the SY8205 IC, the application circuit based on this regulator IC is rather simple. Only input capacitor C_{IN} , output capacitor C_{OUT} , output inductor L and feedback resistors $(R_1 \text{ and } R_2)$ need to be selected for the targeted applications specifications.

Feedback resistor dividers R1 and R2:

Choose R_1 and R_2 to program the proper output voltage. To minimize the power consumption under light loads, it is desirable to choose large resistance values for both R_1 and R_2 . A value of between $10k\Omega$ and $1M\Omega$ is highly recommended for both resistors. If Vout is 3.3V, R_1 =100k is chosen, then using following equation, R_2 can be calculated to be 22.1k:



Input capacitor Cin:

The ripple cu ent through input capacitor is calculated as :

$$I_{\text{CIN_RMS}} = I_{\text{OUT}} \cdot D(1 - D)$$
.

To minimize the potential noise problem, place a typical X5R or better grade ceramic capacitor really close to the IN and GND pins. Care should be taken to minimize the loop area formed by C_{IN}, and IN/GND

pins. In this case, a 10uF low ESR ceramic capacitor is recommended.

Output capacitor Cout:

The output capacitor is selected to handle the output ripple noise requirements. Both steady state ripple and transient requirements must be taken into consideration when selecting this capacitor. For the best performance, it is recommended to use X5R or better grade ceramic capacitor greater than 47uF capacitance.

Output inductor L:

There are several considerations in choos ng this inductor.

1) Choose the inductance to provide the desired ripple current. It is suggested to choose the ripple current to be about 40% of the maximum output current. The inductance is calculated as:

$$L = \frac{V (1 - V / V)}{F \times I} \times \frac{V}{40\%}$$

where Fsw is the switching frequency and $I_{\mbox{OUT},\mbox{MAX}}$ is the maximum load current.

The SY8205 regulator IC is quite tolerant of different ripple current amplitude. Consequently, the final choice of inductance can be slightly off the calculation value without significantly impacting the performance.

2) The saturation current rating of the inductor must be selected to be greater than the peak inductor current under full load conditions.

$$I_{\text{SAT,MIN}} > I_{\text{OUT}}, \frac{V_{\text{OUT}} (1 - V_{\text{OUT}} / V_{\text{IN}, MAX})}{2 \cdot F_{\text{SW}} \cdot I_{\text{A}}}$$

3) The DCR of the inductor and the core loss at the switching frequency must be low enough to achieve the desired efficiency requirement. It is desirable to choose an inductor with DCR<10m Ω to achieve a good overall efficiency.

Soft-start

Connect a capacitor from softstart programming pin to ground to program the softstart time.

Tss=Css*0.6V/10uA


Enable Operation

Pulling the EN pin low (<1.2V) will shut down the device. During shutdown mode, the SY8205 shutdown current drops to lower than 5uA, Driving the EN pin high (>1.3V) will turn on the IC again.



External Boostrap Cap

This capacitor provides the gate driver voltage for internal high side MOSEFET. A 100nF low ESR ceramic capacitor connected between BS pin and LX pin is recommended.



VCC LDO

The 3.3V internal reference. This pin should be bypassed to ground with a 1uf ceramic capacitor. This pin may be used with an external DC load of 20mA or less




Power Good Indication

PG is an open-drain output pin. This pin will pull to ground if output voltage is lower than 90% of regulation voltage. Otherwise this pin will go to a high impedance state.

Load Transient Considerations:

The SY8205 regulator IC integrates the compensation components to achieve good stability and fast transient responses. In some applications, adding a 100pF ceramic cap in parallel with R1 may further speed up the load transient responses and is thus recommended for applications with large load transient step requirements.




Layout Design:

The layout design of SY8205 regulator is relatively simple. For the best efficiency and minimum noise promblem, we should place the follow g components close to the IC: C_{IN} , C_{VCC} L, R1 and R2.

- 1) It is desirable to maximize the PCB copper area connecting to GND pin to achieve the best thermal and noise performance. If the board space allowed, a ground plane is highly desi able.
- 2) C_{IN} must be close to Pins IN and GND. The loop area formed by C_{IN} and GND must be minimized.
- 3) The PCB copper area associated with LX pin must be minimized to avoid the potential noise problem.
- 4) The components R₁ and R₂, and the trace connecting to the FB pin must NOT be adjacent to the LX net on the PCB layout to avoid the noise problem.
- 5) If the system chip interfacing with the EN pin has a high impedance state at shutdown mode and the IN pin is connected directly to a power source such as a Li-Ion battery, it is desirable to add a pull down 1Mohm resistor between the EN and GND pins to prevent the noise from falsely turning on the regulator at shutdown mode.




DFN4x3-12 Package outline & PCB Layout



Top View

Bottom View




Side View


PCB layout (Reference Only)

Notes: All dimension in MM and exclude mold flash & metal burr




SO8E Package outline & PCB layout design





Recommended Pad Layout



Notes: All dimensions are in millimeters. All dimensions don't include mold flash & metal burr.