Intel Performance Counter Monitor V2.6 Reference Manual

Generated by Doxygen 1.8.8

Mon Aug 25 2014 19:11:15 Generated by tangloner

Contents

1	Hier	archica	l Index		1
	1.1	Class I	Hierarchy		1
2	Clas	s Index			3
	2.1	Class I	List		3
3	File	Index			5
	3.1	File Lis	st		5
4	Clas	ss Docu	mentation		7
	4.1	Counte	erWidthExt	ender::AbstractRawCounter Struct Reference	7
	4.2	Asynch	nronCounte	erState Class Reference	7
	4.3	BasicC	CounterSta	te Class Reference	8
		4.3.1	Detailed	Description	10
		4.3.2	Friends A	And Related Function Documentation	10
			4.3.2.1	getActiveAverageFrequency	10
			4.3.2.2	getActiveRelativeFrequency	11
			4.3.2.3	getAverageFrequency	11
			4.3.2.4	getCoreCStateResidency	11
			4.3.2.5	getCycles	12
			4.3.2.6	getCycles	12
			4.3.2.7	getCyclesLostDueL2CacheMisses	12
			4.3.2.8	getCyclesLostDueL3CacheMisses	13
			4.3.2.9	getExecUsage	14
			4.3.2.10	getInstructionsRetired	14
			4.3.2.11	getInstructionsRetired	14
			4.3.2.12	getInvariantTSC	14
			4.3.2.13	getIPC	15
			4.3.2.14	getL2CacheHitRatio	15
			4.3.2.15	getL2CacheHits	15
			4.3.2.16	getL2CacheMisses	16
			43217	getl 3CacheHitRatio	17

iv CONTENTS

	4.3.2.18 getL3CacheHits	17
	4.3.2.19 getL3CacheHitsNoSnoop	17
	4.3.2.20 getL3CacheHitsSnoop	18
	4.3.2.21 getL3CacheMisses	18
	4.3.2.22 getNumberOfCustomEvents	18
	4.3.2.23 getRefCycles	19
	4.3.2.24 getRelativeFrequency	19
4.4	BecktonUncorePMUCNTCTLRegister Struct Reference	19
4.5	BecktonUncorePMUZDPCTLFVCRegister Struct Reference	20
4.6	ClientBW Class Reference	20
4.7	CounterWidthExtender::ClientImcReadsCounter Struct Reference	21
4.8	CounterWidthExtender::ClientImcWritesCounter Struct Reference	21
4.9	CoreCounterState Class Reference	22
	4.9.1 Detailed Description	22
4.10	CounterWidthExtender Class Reference	22
4.11	PCM::CustomCoreEventDescription Struct Reference	22
	4.11.1 Detailed Description	23
4.12	EventSelectRegister Struct Reference	23
4.13	PCM::ExtendedCustomCoreEventDescription Struct Reference	23
	4.13.1 Detailed Description	24
4.14	FixedEventControlRegister Struct Reference	24
4.15	MCFGHeader Struct Reference	24
4.16	MCFGRecord Struct Reference	25
4.17	MsrHandle Class Reference	25
4.18	CounterWidthExtender::MsrHandleCounter Struct Reference	26
4.19	null_stream Struct Reference	26
4.20	PCIeCounterState Class Reference	26
	4.20.1 Friends And Related Function Documentation	27
	4.20.1.1 getNumberOfEvents	27
4.21	PCIeEvents_t Struct Reference	27
4.22	PciHandle Class Reference	27
4.23	PciHandleM Class Reference	28
4.24	PciHandleMM Class Reference	28
4.25	PCM Class Reference	28
	4.25.1 Detailed Description	31
	4.25.2 Member Enumeration Documentation	31
	4.25.2.1 ProgramMode	31
	4.25.3 Member Function Documentation	31
	4.25.3.1 cleanup	31
	4.25.3.2 getAllCounterStates	32

CONTENTS

	4.25.3.3	getCoreCounterState	33
	4.25.3.4	getCPUModel	33
	4.25.3.5	getErrorMessage	33
	4.25.3.6	getInstance	33
	4.25.3.7	getMaxIPC	34
	4.25.3.8	getNominalFrequency	34
	4.25.3.9	getNumCores	34
	4.25.3.10	getNumSockets	34
	4.25.3.11	getOriginalCPUModel	34
	4.25.3.12	getPCIeCounterState	34
	4.25.3.13	getQPILinkSpeed	35
	4.25.3.14	getQPILinksPerSocket	35
	4.25.3.15	getServerUncorePowerState	35
	4.25.3.16	getSMT	35
	4.25.3.17	getSocketCounterState	36
	4.25.3.18	getSocketId	37
	4.25.3.19	getSystemCounterState	37
	4.25.3.20	getThreadsPerCore	37
	4.25.3.21	getTickCount	37
	4.25.3.22	2 getTickCountRDTSCP	38
	4.25.3.23	B good	38
	4.25.3.24	l initWinRing0Lib	38
	4.25.3.25	program	38
	4.25.3.26	S programPCleCounters	39
	4.25.3.27	programServerUncorePowerMetrics	39
	4.25.3.28	B resetPMU	39
4.26 PCM_		FO Union Reference	40
4.27 Server	PCICFGU	ncore Class Reference	40
4.27.1	Detailed	Description	41
4.27.2	Construc	tor & Destructor Documentation	41
	4.27.2.1	ServerPCICFGUncore	41
4.27.3	Member	Function Documentation	41
	4.27.3.1	getDRAMClocks	41
	4.27.3.2	getIncomingDataFlits	41
	4.27.3.3	getMCCounter	42
	4.27.3.4	getOutgoingDataNonDataFlits	42
	4.27.3.5	getQPIClocks	42
	4.27.3.6	getQPIL0pTxCycles	42
	4.27.3.7		42
	4.27.3.8		42
			-

vi CONTENTS

		4.27.3.9 program_power_metrics	43
4.2	28 Server	IncorePowerState Class Reference	43
	4.28.1	Detailed Description	44
	4.28.2	Friends And Related Function Documentation	44
		4.28.2.1 getConsumedEnergy	44
		4.28.2.2 getDRAMClocks	44
		4.28.2.3 getDRAMConsumedEnergy	44
		4.28.2.4 getMCCounter	44
		4.28.2.5 getPCUCounter	45
		4.28.2.6 getQPIClocks	45
		4.28.2.7 getQPIL0pTxCycles	45
		4.28.2.8 getQPIL1Cycles	45
4.2	29 Socket	CounterState Class Reference	46
	4.29.1	Detailed Description	46
4.3	30 Systen	CounterState Class Reference	46
	4.30.1	Detailed Description	47
	4.30.2	Friends And Related Function Documentation	47
		4.30.2.1 getIncomingQPILinkBytes	47
		4.30.2.2 getIncomingQPILinkBytes	47
		4.30.2.3 getOutgoingQPILinkBytes	48
		4.30.2.4 getOutgoingQPILinkUtilization	48
4.3	31 Systen	WideLock Class Reference	48
4.3	32 T Struc	t Reference	49
4.3	33 Tempo	alThreadAffinity Class Reference	49
4.3	34 Topolo	yEntry Struct Reference	49
4.3	35 TSXEv	ent Struct Reference	49
4.3	36 Uncore	CounterState Class Reference	50
	4.36.1	Detailed Description	51
	4.36.2	Friends And Related Function Documentation	51
		4.36.2.1 getBytesReadFromMC	51
		4.36.2.2 getBytesWrittenToMC	51
		4.36.2.3 getConsumedEnergy	51
		4.36.2.4 getDRAMConsumedEnergy	51
		4.36.2.5 getPackageCStateResidency	52
4.3	37 Uncore	EventSelectRegister Struct Reference	52
E ::	e Docum	ntation	53
5.	5.1.1	bw.h File Reference	
5.2		·	
ڻ.ن	_ cpuasy	nchcounter.h File Reference	53

5

CONTENTS vii

	5.2.1	Detailed	Description	54
5.3	cpucou	unters.h Fil	e Reference	54
	5.3.1	Detailed	Description	58
	5.3.2	Function	Documentation	58
		5.3.2.1	getActiveAverageFrequency	58
		5.3.2.2	getActiveRelativeFrequency	59
		5.3.2.3	getAllIncomingQPILinkBytes	60
		5.3.2.4	getAllIncomingQPILinkBytes	60
		5.3.2.5	getAllOutgoingQPILinkBytes	60
		5.3.2.6	getAverageFrequency	61
		5.3.2.7	getBytesReadFromMC	61
		5.3.2.8	getBytesWrittenToMC	61
		5.3.2.9	getConsumedEnergy	62
		5.3.2.10	getConsumedJoules	63
		5.3.2.11	getCoreCounterState	63
		5.3.2.12	getCoreCStateResidency	63
		5.3.2.13	getCoreIPC	63
		5.3.2.14	getCycles	64
		5.3.2.15	getCycles	64
		5.3.2.16	getCyclesLostDueL2CacheMisses	64
		5.3.2.17	getCyclesLostDueL3CacheMisses	65
		5.3.2.18	getDRAMClocks	65
		5.3.2.19	getDRAMConsumedEnergy	65
		5.3.2.20	getDRAMConsumedJoules	66
		5.3.2.21	getExecUsage	66
		5.3.2.22	getIncomingQPILinkBytes	66
		5.3.2.23	getIncomingQPILinkBytes	66
		5.3.2.24	getIncomingQPILinkUtilization	68
		5.3.2.25	getInstructionsRetired	68
		5.3.2.26	getInstructionsRetired	68
		5.3.2.27	getInvariantTSC	69
		5.3.2.28	getIPC	69
		5.3.2.29	getL2CacheHitRatio	69
		5.3.2.30	getL2CacheHits	69
		5.3.2.31	getL2CacheMisses	70
		5.3.2.32	getL3CacheHitRatio	70
		5.3.2.33	getL3CacheHits	70
		5.3.2.34	getL3CacheHitsNoSnoop	71
		5.3.2.35	getL3CacheHitsSnoop	71
		5.3.2.36	getL3CacheMisses	72

viii CONTENTS

		5.3.2.37	getMCCounter	73
		5.3.2.38	getNormalizedQPIL0pTxCycles	73
		5.3.2.39	getNormalizedQPIL1Cycles	73
		5.3.2.40	getNumberOfCustomEvents	74
		5.3.2.41	getNumberOfEvents	74
		5.3.2.42	getOutgoingQPILinkBytes	74
		5.3.2.43	getOutgoingQPILinkUtilization	75
		5.3.2.44	getPackageCStateResidency	75
		5.3.2.45	getPCUClocks	75
		5.3.2.46	getPCUCounter	75
		5.3.2.47	getQPIClocks	76
		5.3.2.48	getQPIL0pTxCycles	76
		5.3.2.49	getQPIL1Cycles	76
		5.3.2.50	getQPItoMCTrafficRatio	76
		5.3.2.51	getRefCycles	77
		5.3.2.52	getRelativeFrequency	77
		5.3.2.53	getSocketCounterState	77
		5.3.2.54	getSocketIncomingQPILinkBytes	78
		5.3.2.55	getSystemCounterState	78
		5.3.2.56	getTotalExecUsage	78
5.4	cpucour	nterstest.c	pp File Reference	78
			Description	79
5.5	msr.h Fi	le Referer	nce	79
	5.5.1	Detailed [Description	80
5.6	pci.h Fil	e Referen	ce	80
	5.6.1	Detailed [Description	80
5.7	-		File Reference	80
	5.7.1	Detailed [Description	81
5.8	pcm-nui	ma.cpp Fi	le Reference	81
	5.8.1	Detailed [Description	81
5.9	pcm-pci	e.cpp File	Reference	82
			Description	82
5.10	•		ile Reference	82
			Description	83
			finition Documentation	83
			OUTPUT_CORE_METRIC	83
			OUTPUT_SOCKET_METRIC	83
			OUTPUT_SYSTEM_METRIC	83
5.11			Reference	84
	5.11.1	Detailed [Description	84

CONTENTS	ix
5.12 realtime.cpp File Reference	84
5.12.1 Detailed Description	85
5.13 types.h File Reference	85
5.13.1 Detailed Description	91

Chapter 1

Hierarchical Index

1.1 Class Hierarchy

This inheritance list is sorted roughly, but not completely, alphabetically:

CounterWidthExtender::AbstractRawCounter	7
CounterWidthExtender::ClientImcReadsCounter	21
CounterWidthExtender::ClientImcWritesCounter	21
CounterWidthExtender::MsrHandleCounter	26
AsynchronCounterState	7
BasicCounterState	8
CoreCounterState	22
SocketCounterState	46
SystemCounterState	46
BecktonUncorePMUCNTCTLRegister	19
-	20
<u> </u>	20
	22
PCM::CustomCoreEventDescription	22
EventSelectRegister	23
PCM::ExtendedCustomCoreEventDescription	23
FixedEventControlRegister	24
MCFGHeader	24
MCFGRecord	25
MsrHandle	25
PCIeCounterState	26
	27
	27
	28
	28
	28
	40
	40
	43
streambuf	
null_stream	
-,	48
	49
,	49
1 0, ,	49 40
	49 50
UncoreCounterState	IJ

!	lierarchical In	ıdex
•	norar ormoar m	

SocketCounterState .		 														 46
SystemCounterState		 														 46
UncoreEventSelectRegist	er															52

Chapter 2

Class Index

2.1 Class List

Here are the classes, structs, unions and interfaces with brief descriptions:

Basic Counter State 8asic core counter state 18 BecktonUncorePMUCNTCTLRegister 19 BecktonUncorePMUZDPCTLFVCRegister 20 ClientBW 20 Counter Width Extender:: ClientImcReads Counter 21 Counter Width Extender:: ClientImc Writes Counter 21 Core Counter State 22 (Logical) core-wide counter state 22 Counter Width Extender 22 Counter Width Extender 22 Counter Width Extender 22 Counter Width Extender 23 Counter Widte Extended Custom Core Event Description 22 Extended custom core event description 25 Extended custom core event description 25 Fixed Event Control Register 24 MCFGRecord 25 McFGRecord 25 MsrHandle 25 Counter Width Extender:: Msr Handle Counter 26 Counter Width Extender:: Msr Handle Counter 26 Counter State 26 PCIE Events 1 27 PciHandle 27	CounterWidthExtender::AbstractRawCounter	7
Basic core counter state 8 BecktonUncorePMUCNTCTLRegister 19 BecktonUncorePMUZDPCTFVCRegister 20 ClientBW 20 CounterWidthExtender::ClientImcReadsCounter 21 CounterWidthExtender::ClientImcWritesCounter 21 CoreCounterState 22 (Logical) core-wide counter state 22 CounterWidthExtender 22 PCM::CustomCoreEventDescription 22 Custom Core event description 22 EventSelectRegister 23 PCM::Extended CustomCoreEventDescription 25 Extended custom core event description 25 FixedEventControlRegister 24 MCFGRecord 25 McFGRecord 25 McFGRecord 25 MsrHandle 25 CounterWidthExtender::MsrHandleCounter 26 null_stream 26 PCleEvents_t 27 PcileandleM 26 PcileandleM 26 PcileandleM 26 PcW_CPUID_INFO 40	AsynchronCounterState	7
BecktonUncorePMUCNTCTLRegister 19 BecktonUncorePMUZDPCTLFVCRegister 20 ColientBW 20 CounterWidthExtender::ClientImcReadsCounter 21 CounterWidthExtender::ClientImcWritesCounter 21 CoreCounterState 22 (Logical) core-wide counter state 22 CounterWidthExtender 22 PCM::CustomCoreEventDescription 22 Custom Core event description 23 Extended custom Core event description 23 Extended custom core event description 23 FixedEventControlRegister 24 MCFGHeader 24 MCFGRecord 25 MsrHandle 25 CounterWidthExtender::MsrHandleCounter 26 null_stream 26 PCleCounterState 26 PCleEvents_t 27 PciHandle 26 PciHandleMM 26 PciHandleMM 26 PCM_CPUID_INFO 40 ServerPCICFGUncore 0bject to access uncore counters in a socket/processor with microarchitecture c	BasicCounterState	
BecktonUncorePMUZDPCTLFVCRegister 20 ClientBW 20 CounterWidthExtender::ClientImcReadsCounter 21 CounterWidthExtender::ClientImcWritesCounter 21 CoreCounterState 22 (Logical) core-wide counter state 22 PCM::Custom CoreEventDescription 22 Custom Core event description 23 EventSelectRegister 23 PCM::Extended Custom Core EventDescription 23 Extended custom core event description 23 FixedEventControlRegister 24 MCFGHeader 24 MCFGRecord 25 MsrHandle 25 CounterWidthExtender::MsrHandleCounter 26 null_stream 26 PCleCounterState 26 PCleCounterState 27 PciHandleM 27 PciHandleM 28 PciHandleMM 28 PcM CPU Performance Monitor 26 PcM_CPUID_INFO 40 ServerUccrePowerState 30 Server Uncore po	Basic core counter state	8
ClientBW 20 CounterWidthExtender::ClientImcReadsCounter 21 CounterWidthExtender::ClientImcWritesCounter 21 CoreCounterState (Logical) core-wide counter state 22 CounterWidthExtender 22 PCM::CustomCoreEventDescription 22 Custom Core event description 22 EventSelectRegister 23 PCM::ExtendedCustomCoreEventDescription 23 EixedEventControlRegister 24 MCFGReader 24 MCFGReader 25 MsrHandle 25 CounterWidthExtender::MsrHandleCounter 26 null_stream 26 PCIeCounterState 26 PCIEEvents_t 27 PciHandleM 26 PciHandleMM 26 PCM 27 PCM_CPUID_INFO 40 ServerPCICFGUncore 0bject to access uncore counters in a socket/processor with microarchitecture codename sandyBridge-EP (Jaketown) or lvytown-EP or lvytown-EX 40 ServerUncorePowerState 8 ScreverUncorePowerState 43 <th>BecktonUncorePMUCNTCTLRegister</th> <th>19</th>	BecktonUncorePMUCNTCTLRegister	19
CounterWidthExtender::ClientImcReadsCounter 21 CounterWidthExtender::ClientImcWritesCounter 21 CoreCounterState	BecktonUncorePMUZDPCTLFVCRegister	20
CounterWidthExtender::ClientImcWritesCounter 21 CoreCounterState	ClientBW	20
CoreCounterState 22 CounterWildthExtender 22 PCM::CustomCoreEventDescription 22 EventSelectRegister 23 PCM::ExtendedCustomCoreEventDescription 23 Extended custom core event description 23 FixedEventControlRegister 24 MCFGHeader 24 MCFGRecord 25 MsrHandle 25 CounterWildthExtender::MsrHandleCounter 26 null_stream 26 PCleCounterState 26 PCleEvents_t 27 PciHandle 27 PciHandleM 28 PciHandleMM 28 PCM_CPUID_INFO 40 ServerPCICFGUncore 0bject to access uncore counters in a socket/processor with microarchitecture codename SandyBridge-EP (Jaketown) or lvytown-EP or lvytown-EX 40 ServerUncorePowerState 80 ServerUncorepowerstote 80 ServerUncorepowerstote 80 ServerUncorepowerstote 80 ServerUncorepowerstote 80 ServerUncorepowerstote	CounterWidthExtender::ClientImcReadsCounter	21
(Logical) core-wide counter state 22 CounterWidthExtender 22 PCM::CustomCoreEventDescription 22 CeventSelectRegister 23 PCM::ExtendedCustomCoreEventDescription 23 Extended custom core event description 23 FixedEventControlRegister 24 MCFGHeader 24 MCFGRecord 25 MsrHandle 25 CounterWidthExtender::MsrHandleCounter 26 null_stream 26 PCleCounterState 26 PCleEvents_t 27 PciHandle 27 PciHandleM 28 PciHandleMM 28 PcH_CPUID_INFO 40 ServerPCICFGUncore 0bject to access uncore counters in a socket/processor with microarchitecture codename SandyBridge-EP (Jaketown) or lvytown-EP or lvytown-EX 40 ServerUncorePowerState 8 ServerUncorepowerState 43 SocketCounterState 43	CounterWidthExtender::ClientImcWritesCounter	21
CounterWidthExtender 22 PCM::CustomCoreEventDescription 22 EventSelectRegister 23 PCM::ExtendedCustomCoreEventDescription 23 Extended custom core event description 23 FixedEventControlRegister 24 MCFGHeader 24 MCFGRecord 25 MsrHandle 25 CounterWidthExtender::MsrHandleCounter 26 null_stream 26 PCleCounterState 26 PCleEvents_t 27 PciHandle 27 PciHandleM 28 PciHandleMM 28 PcM_CPUID_INFO 40 ServerPCICFGUncore 0bject to access uncore counters in a socket/processor with microarchitecture codename SandyBridge-EP (Jaketown) or lvytown-EP or lvytown-EX 40 ServerUncorePowerState 8 Server Uncore power counter state 43 SocketCounterState 43	CoreCounterState	
PCM::CustomCoreEventDescription 22 EventSelectRegister 23 PCM::ExtendedCustomCoreEventDescription 23 Extended custom core event description 23 FixedEventControlRegister 24 MCFGHeader 24 MCFGRecord 25 MsrHandle 25 CounterWidthExtender::MsrHandleCounter 26 null_stream 26 PCleCounterState 26 PCleEvents_t 27 PciHandle 27 PciHandleM 28 PciHandleM 28 PCM_CPUID_INFO 40 ServerPCICFGUncore 40 Object to access uncore counters in a socket/processor with microarchitecture codename sandyBridge-EP (Jaketown) or Ivytown-EP or Ivytown-EX 40 ServerUncorePowerState 43 SocketCounterState 43	(Logical) core-wide counter state	22
Custom Core event description 22 EventSelectRegister 23 PCM::ExtendedCustomCoreEventDescription 23 Extended custom core event description 23 FixedEventControlRegister 24 MCFGHeader 24 MCFGRecord 25 MsrHandle 25 CounterWidthExtender::MsrHandleCounter 26 null_stream 26 PCleCounterState 26 PCleEvents_t 27 PciHandle 27 PciHandleM 28 PciHandleMM 28 PcM_CPUID_INFO 40 ServerPCICFGUncore 40 Object to access uncore counters in a socket/processor with microarchitecture codename SandyBridge-EP (Jaketown) or lvytown-EP or lvytown-EX 40 ServerUncorePowerState 43 SocketCounterState 43	CounterWidthExtender	22
EventSelectRegister 23 PCM::ExtendedCustomCoreEventDescription 23 Extended custom core event description 24 MCFGHeader 24 MCFGRecord 25 MsrHandle 25 CounterWidthExtender::MsrHandleCounter 26 null_stream 26 PCleCounterState 26 PCleEvents_t 27 PciHandle 27 PciHandleM 28 PcM_CPUID_INFO 28 ServerPCICFGUncore 40 Object to access uncore counters in a socket/processor with microarchitecture codename sandyBridge-EP (Jaketown) or Ivytown-EP or Ivytown-EX 40 ServerUncorePowerState 43 SocketCounterState 43	PCM::CustomCoreEventDescription	
PCM::Extended Custom Core Event Description 23 FixedEventControlRegister 24 MCFGHeader 24 MCFGRecord 25 MsrHandle 25 CounterWidthExtender::MsrHandleCounter 26 null_stream 26 PCIeCounterState 26 PCIeEvents_t 27 PciHandle 27 PciHandleM 28 PciHandleMn 28 PCM_CPUID_INFO 40 ServerPCICFGUncore 0bject to access uncore counters in a socket/processor with microarchitecture codename SandyBridge-EP (Jaketown) or Ivytown-EP or Ivytown-EX 40 Server uncore powerState 8 Server uncore power counter state 43 SocketCounterState 43	Custom Core event description	22
Extended custom core event description 23	EventSelectRegister	23
FixedEventControlRegister 24 MCFGHeader 24 MCFGRecord 25 MsrHandle 25 CounterWidthExtender::MsrHandleCounter 26 null_stream 26 PCleCounterState 26 PCleEvents_t 27 PciHandle 27 PciHandleM 28 PciHandleMM 28 PCM_CPUID_INFO 40 ServerPCICFGUncore 0bject to access uncore counters in a socket/processor with microarchitecture codename SandyBridge-EP (Jaketown) or Ivytown-EP or Ivytown-EX 40 ServerUncorePowerState 43 Server uncore power counter state 43 SocketCounterState 43	PCM::ExtendedCustomCoreEventDescription	
MCFGHeader 24 MCFGRecord 25 MsrHandle 25 CounterWidthExtender::MsrHandleCounter 26 null_stream 26 PCleCounterState 26 PCleEvents_t 27 PciHandle 27 PciHandleM 28 PciHandleMM 28 PCM_CPUID_INFO 40 ServerPCICFGUncore 40 Object to access uncore counters in a socket/processor with microarchitecture codename SandyBridge-EP (Jaketown) or lvytown-EP or lvytown-EX 40 ServerUncorePowerState 43 Server uncore power counter state 43 SocketCounterState 43	Extended custom core event description	23
MCFGRecord 25 MsrHandle 25 CounterWidthExtender::MsrHandleCounter 26 null_stream 26 PCleCounterState 26 PCleEvents_t 27 PciHandle 27 PciHandleM 28 PciHandleMM 28 PCM CPU Performance Monitor 28 PCM_CPUID_INFO 40 ServerPCICFGUncore 0bject to access uncore counters in a socket/processor with microarchitecture codename SandyBridge-EP (Jaketown) or lvytown-EP or lvytown-EX 40 ServerUncorePowerState 5erver uncore power counter state 43 SocketCounterState 43	FixedEventControlRegister	24
MsrHandle 25 CounterWidthExtender::MsrHandleCounter 26 null_stream 26 PCleCounterState 26 PCleEvents_t 27 PciHandle 27 PciHandleM 28 PciHandleMM 28 PCM CPU Performance Monitor 28 PCM_CPUID_INFO 40 ServerPCICFGUncore 0bject to access uncore counters in a socket/processor with microarchitecture codename SandyBridge-EP (Jaketown) or Ivytown-EP or Ivytown-EX 40 ServerUncorePowerState Server uncore power counter state 43 SocketCounterState 43	MCFGHeader	24
CounterWidthExtender::MsrHandleCounter 26 null_stream 26 PCleCounterState 26 PCleEvents_t 27 PciHandle 27 PciHandleM 28 PciHandleMM 28 PCM CPU Performance Monitor 28 PCM_CPUID_INFO 38 ServerPCICFGUncore 38 Object to access uncore counters in a socket/processor with microarchitecture codename 38 SandyBridge-EP (Jaketown) or Ivytown-EP or Ivytown-EX 40 ServerUncorePowerState 38 SocketCounterState 43 SocketCounterState	MCFGRecord	25
null_stream 26 PCleCounterState 26 PCleEvents_t 27 PciHandle 27 PciHandleM 28 PciHandleMM 28 PCM CPU Performance Monitor 28 PCM_CPUID_INFO 40 ServerPCICFGUncore 40 Object to access uncore counters in a socket/processor with microarchitecture codename SandyBridge-EP (Jaketown) or Ivytown-EP or Ivytown-EX 40 ServerUncorePowerState Server uncore power counter state 43 SocketCounterState 43	MsrHandle	25
PCIeEvents_t 27 PciHandle 27 PciHandleM 28 PciHandleMM 28 PCM CPU Performance Monitor 28 PCM_CPUID_INFO 36 ServerPCICFGUncore Object to access uncore counters in a socket/processor with microarchitecture codename SandyBridge-EP (Jaketown) or Ivytown-EP or Ivytown-EX 36 ServerUncorePowerState Server uncore power counter state 36 SocketCounterState 37	CounterWidthExtender::MsrHandleCounter	26
PCIEEvents_t 27 PciHandle 27 PciHandleM 28 PciHandleMM 28 PCM CPU Performance Monitor 28 PCM_CPUID_INFO 28 ServerPCICFGUncore Object to access uncore counters in a socket/processor with microarchitecture codename SandyBridge-EP (Jaketown) or Ivytown-EP or Ivytown-EX 40 ServerUncorePowerState Server uncore power counter state 43 SocketCounterState	null_stream	26
PciHandle PciHandleM PciHandleMM PciHandleMM CPU Performance Monitor CPU Performance Monitor 28 PCM_CPUID_INFO ServerPCICFGUncore Object to access uncore counters in a socket/processor with microarchitecture codename SandyBridge-EP (Jaketown) or Ivytown-EP or Ivytown-EX ServerUncorePowerState Server uncore power counter state 43 SocketCounterState	PCleCounterState	26
PciHandleM PciHandleMM CPU Performance Monitor CPU Performance Monitor CPU Performance Monitor 28 PCM_CPUID_INFO 40 ServerPCICFGUncore Object to access uncore counters in a socket/processor with microarchitecture codename SandyBridge-EP (Jaketown) or lvytown-EP or lvytown-EX ServerUncorePowerState Server uncore power counter state 43 SocketCounterState	PCleEvents_t	27
PCM CPU Performance Monitor 28 PCM_CPUID_INFO 40 ServerPCICFGUncore Object to access uncore counters in a socket/processor with microarchitecture codename SandyBridge-EP (Jaketown) or Ivytown-EP or Ivytown-EX 40 ServerUncorePowerState Server uncore power counter state 43 SocketCounterState	PciHandle	27
PCM CPU Performance Monitor		
PCM_CPUID_INFO	PciHandleMM	28
PCM_CPUID_INFO	CPU Performance Monitor	28
ServerPCICFGUncore Object to access uncore counters in a socket/processor with microarchitecture codename SandyBridge-EP (Jaketown) or Ivytown-EP or Ivytown-EX	PCM CPUID INFO	4 0
SandyBridge-EP (Jaketown) or Ivytown-EP or Ivytown-EX	ServerPCICFGUncore	
SandyBridge-EP (Jaketown) or Ivytown-EP or Ivytown-EX	Object to access uncore counters in a socket/processor with microarchitecture codename	
Server uncore power counter state	SandyBridge-EP (Jaketown) or Ivytown-EP or Ivytown-EX	40
SocketCounterState	ServerUncorePowerState	
SocketCounterState	Server uncore power counter state	43
Socket-wide counter state 46	SocketCounterState	
	Socket-wide counter state	46

4 Class Index

SystemCounterState																
System-wide counter state				 					 				 			46
SystemWideLock				 									 			48
т				 					 				 			49
TemporalThreadAffinity				 									 			49
TopologyEntry																
TSXEvent				 					 				 			49
UncoreCounterState																
Basic uncore counter state				 					 				 			50
UncoreEventSelectRegister				 					 							52

Chapter 3

File Index

3.1 File List

Here is a list of all documented files with brief descriptions:

client_bw.h	
Interface to access client bandwidth counters	53
cpuasynchcounter.h	
Implementation of a POSIX thread that periodically saves the current state of counters and ex-	
poses them to other threads	53
cpucounters.h	
Main CPU counters header	54
cpucounterstest.cpp	
Example of using CPU counters: implements a simple performance counter monitoring utility .	78
msr.h	
Low level interface to access hardware model specific registers	79
pci.h	
Low level interface to access PCI configuration space	80
pcm-memory.cpp	
Example of using CPU counters: implements a performance counter monitoring utility for mem-	
ory controller channels	80
pcm-numa.cpp	
Example of using CPU counters: implements a performance counter monitoring utility for NU←	
MA (remote and local memory accesses counting). Example for programming offcore response	
events	81
pcm-pcie.cpp	
Example of using uncore CBo counters: implements a performance counter monitoring utility for	
monitoring PCIe bandwidth	82
pcm-sensor.cpp	
Example of using CPU counters: implements a graphical plugin for KDE ksysguard	82
pcm-tsx.cpp	
Example of using CPU counters: implements a performance counter monitoring utility for Intel	
Transactional Synchronization Extensions	84
realtime.cpp	
Two use-cases: realtime data structure performance analysis and memory-bandwidth aware	٠.
scheduling	84
types.h	~ -
Internal type and constant definitions	85
utils.h	??
width_extender.h	??


6 File Index

Chapter 4

Class Documentation

4.1 CounterWidthExtender::AbstractRawCounter Struct Reference

Inheritance diagram for CounterWidthExtender::AbstractRawCounter:



Public Member Functions

• virtual uint64 operator() ()=0

The documentation for this struct was generated from the following file:

· width_extender.h

4.2 AsynchronCounterState Class Reference

Public Member Functions

- uint32 getNumCores ()
- uint32 getNumSockets ()
- uint32 getQPlLinksPerSocket ()
- uint32 getSocketId (uint32 c)
- template<typename T , T func>
 - T get (uint32 core)
- template<typename T , T func>
 - T get (int param, uint32 core)
- $\bullet \ \ template {<} typename \ T \ , \ T \ func{>}$
- T getSocket (uint32 socket)
- template<typename T , T func>
 - T getSocket (int param, uint32 socket)
- template<typename T , T func>
 - T getSocket (uint32 socket, uint32 param)
- template<typename T , T func>
 - T getSystem ()
- template<typename T , T func>
 - T getSystem (int param)

Friends

void * UpdateCounters (void *)

The documentation for this class was generated from the following file:


· cpuasynchcounter.h

4.3 BasicCounterState Class Reference

Basic core counter state.

```
#include <cpucounters.h>
```

Inheritance diagram for BasicCounterState:



Public Member Functions

- BasicCounterState & operator+= (const BasicCounterState &o)
- int32 getThermalHeadroom () const

Returns current thermal headroom below TjMax.

Protected Member Functions

• void readAndAggregate (MsrHandle *)

Protected Attributes

- uint64 InstRetiredAny
- uint64 CpuClkUnhaltedThread
- uint64 CpuClkUnhaltedRef

```
    union {
        uint64 L3Miss
        uint64 Event0
        uint64 ArchLLCMiss
};
    union {
        uint64 L3UnsharedHit
        uint64 Event1
        uint64 ArchLLCRef
};
    union {
        uint64 L2HitM
        uint64 Event2
};
```

```
union {
uint64 L2Hit
uint64 Event3
};
```

- uint64 InvariantTSC
- uint64 CStateResidency [PCM::MAX C STATE+1]
- int32 ThermalHeadroom

Friends

- · class PCM
- template < class CounterStateType >

double getExecUsage (const CounterStateType &before, const CounterStateType &after)

Computes average number of retired instructions per time intervall.

template < class CounterStateType >

double **getIPC** (const CounterStateType &before, const CounterStateType &after)

Computes average number of retired instructions per core cycle (IPC)

template < class CounterStateType >

double getAverageFrequency (const CounterStateType &before, const CounterStateType &after)

Computes average core frequency also taking Intel Turbo Boost technology into account.

template < class CounterStateType >

double getActiveAverageFrequency (const CounterStateType &before, const CounterStateType &after)

Computes average core frequency when not in powersaving C0-state (also taking Intel Turbo Boost technology into account)

template < class CounterStateType >

double **getCyclesLostDueL3CacheMisses** (const CounterStateType &before, const CounterStateType &after)

Estimates how many core cycles were potentially lost due to L3 cache misses.

 $\bullet \ \ template {<} class \ CounterStateType >$

double **getCyclesLostDueL2CacheMisses** (const CounterStateType &before, const CounterStateType &after)

Estimates how many core cycles were potentially lost due to missing L2 cache but still hitting L3 cache.

template < class CounterStateType >

double getRelativeFrequency (const CounterStateType &before, const CounterStateType &after)

Computes average core frequency also taking Intel Turbo Boost technology into account.

 $\bullet \ \ \text{template}{<} \text{class CounterStateType} >$

double getActiveRelativeFrequency (const CounterStateType &before, const CounterStateType &after)

Computes average core frequency when not in powersaving C0-state (also taking Intel Turbo Boost technology into account)

 $\bullet \ \ template\!<\!class\ CounterStateType>$

 $\ double\ \textbf{getL2CacheHitRatio}\ (const\ CounterStateType\ \&before,\ const\ CounterStateType\ \&after)$

Computes L2 cache hit ratio.

template < class CounterStateType >

 $\ double\ \textbf{getL3CacheHitRatio}\ (const\ CounterStateType\ \&before,\ const\ CounterStateType\ \&after)$

Computes L3 cache hit ratio.

template < class CounterStateType >

uint64 getL3CacheMisses (const CounterStateType &before, const CounterStateType &after)

Computes number of L3 cache misses.

template < class CounterStateType >

uint64 getL2CacheMisses (const CounterStateType &before, const CounterStateType &after)

Computes number of L2 cache misses.

template < class CounterStateType >

uint64 getL2CacheHits (const CounterStateType &before, const CounterStateType &after)

Computes number of L2 cache hits.

template < class CounterStateType >

uint64 getCycles (const CounterStateType &before, const CounterStateType &after)

Computes the number core clock cycles when signal on a specific core is running (not halted)

template < class CounterStateType >

uint64 getInstructionsRetired (const CounterStateType &before, const CounterStateType &after)

Computes the number of retired instructions.

template < class CounterStateType >

uint64 getCycles (const CounterStateType &now)

Computes the number executed core clock cycles.

template < class CounterStateType >

uint64 getInstructionsRetired (const CounterStateType &now)

Computes the number of retired instructions.

template < class CounterStateType >

uint64 getL3CacheHitsNoSnoop (const CounterStateType &before, const CounterStateType &after)

Computes number of L3 cache hits where no snooping in sibling L2 caches had to be done.

template < class CounterStateType >

uint64 getL3CacheHitsSnoop (const CounterStateType &before, const CounterStateType &after)

Computes number of L3 cache hits where snooping in sibling L2 caches had to be done.

template < class CounterStateType >

uint64 getL3CacheHits (const CounterStateType &before, const CounterStateType &after)

Computes total number of L3 cache hits.

template < class CounterStateType >

uint64 **getNumberOfCustomEvents** (int32 eventCounterNr, const CounterStateType &before, const CounterStateType &after)

Returns the number of occured custom core events.

template < class CounterStateType >

uint64 getInvariantTSC (const CounterStateType &before, const CounterStateType &after)

Computes number of invariant time stamp counter ticks.

 $\bullet \ \ \text{template}{<} \text{class CounterStateType} >$

uint64 getRefCycles (const CounterStateType &before, const CounterStateType &after)

Computes the number of reference clock cycles while clock signal on the core is running.

template < class CounterStateType >

double **getCoreCStateResidency** (int state, const CounterStateType &before, const CounterStateType &after)

Computes residency in the core C-state.

4.3.1 Detailed Description

Basic core counter state.

Intended only for derivation, but not for the direct use

4.3.2 Friends And Related Function Documentation

4.3.2.1 template < class CounterStateType > double getActiveAverageFrequency (const CounterStateType & before, const CounterStateType & after) [friend]

Computes average core frequency when not in powersaving C0-state (also taking Intel Turbo Boost technology into account)

Parameters

before	CPU counter state before the experiment
after	CPU counter state after the experiment

Returns

frequency in Hz

4.3.2.2 template < class CounterStateType > double getActiveRelativeFrequency (const CounterStateType & before, const CounterStateType & after) [friend]

Computes average core frequency when not in powersaving C0-state (also taking Intel Turbo Boost technology into account)

Parameters

before	CPU counter state before the experiment
after	CPU counter state after the experiment

Returns

Fraction of nominal frequency (if >1.0 then Turbo was working during the measurement)

4.3.2.3 template < class CounterStateType > double getAverageFrequency (const CounterStateType & before, const CounterStateType & after) [friend]

Computes average core frequency also taking Intel Turbo Boost technology into account.

Parameters

before	CPU counter state before the experiment
after	CPU counter state after the experiment

Returns

frequency in Hz

4.3.2.4 template < class CounterStateType > double getCoreCStateResidency (int *state*, const CounterStateType & *before*, const CounterStateType & *after*) [friend]

Computes residency in the core C-state.

Parameters

	state	C-state
Ī	before	CPU counter state before the experiment
Ī	after	CPU counter state after the experiment

Returns

residence ratio (0..1): 0 - 0%, 1.0 - 100%

4.3.2.5 template < class CounterStateType > uint64 getCycles (const CounterStateType & before, const CounterStateType & after) [friend]

Computes the number core clock cycles when signal on a specific core is running (not halted)

Returns number of used cycles (halted cyles are not counted). The counter does not advance in the following conditions:

- an ACPI C-state is other than C0 for normal operation
- HLT
- · STPCLK+ pin is asserted
- · being throttled by TM1
- · during the frequency switching phase of a performance state transition

The performance counter for this event counts across performance state transitions using different core clock frequencies

Parameters

before	CPU counter state before the experiment
after	CPU counter state after the experiment

Returns

number core clock cycles

4.3.2.6 template < class CounterStateType > uint64 getCycles (const CounterStateType & now) [friend]

Computes the number executed core clock cycles.

Returns number of used cycles (halted cyles are not counted).

Parameters

now	Current CPU counter state

Returns

number core clock cycles

4.3.2.7 template < class CounterStateType > double getCyclesLostDueL2CacheMisses (const CounterStateType & before, const CounterStateType & after) [friend]

Estimates how many core cycles were potentially lost due to missing L2 cache but still hitting L3 cache.

Parameters

before	CPU counter state before the experiment
after	CPU counter state after the experiment

Warning

Works only in the DEFAULT_EVENTS programming mode (see program() method) Currently not supported on Intel(R) Atom(tm) processor

Returns

ratio that is usually beetween 0 and 1; in some cases could be >1.0 due to a lower access latency estimation

4.3.2.8 template < class CounterStateType > double getCyclesLostDueL3CacheMisses (const CounterStateType & before, const CounterStateType & after) [friend]

Estimates how many core cycles were potentially lost due to L3 cache misses.

Parameters

before	CPU counter state before the experiment
after	CPU counter state after the experiment

Warning

Works only in the DEFAULT_EVENTS programming mode (see program() method)

Returns

ratio that is usually beetween 0 and 1; in some cases could be >1.0 due to a lower memory latency estimation

4.3.2.9 template < class CounterStateType > double getExecUsage (const CounterStateType & *before*, const CounterStateType & *after*) [friend]

Computes average number of retired instructions per time intervall.

Parameters

before	CPU counter state before the experiment
after	CPU counter state after the experiment

Returns

usage

4.3.2.10 template < class CounterStateType > uint64 getInstructionsRetired (const CounterStateType & before, const CounterStateType & after) [friend]

Computes the number of retired instructions.

Parameters

	before	CPU counter state before the experiment
Ì	after	CPU counter state after the experiment

Returns

number of retired instructions

4.3.2.11 template < class CounterStateType > uint64 getInstructionsRetired (const CounterStateType & now) [friend]

Computes the number of retired instructions.

Parameters

now Current CPU counter state

Returns

number of retired instructions

4.3.2.12 template < class CounterStateType > uint64 getInvariantTSC (const CounterStateType & before, const CounterStateType & after) [friend]

Computes number of invariant time stamp counter ticks.

This counter counts irrespectively of C-, P- or T-states

Parameters

before	CPU counter state before the experiment
after	CPU counter state after the experiment

Returns

number of time stamp counter ticks

4.3.2.13 template < class CounterStateType > double getIPC (const CounterStateType & before, const CounterStateType & after) [friend]

Computes average number of retired instructions per core cycle (IPC)

Parameters

before	CPU counter state before the experiment
after	CPU counter state after the experiment

Returns

IPC

4.3.2.14 template < class CounterStateType > double getL2CacheHitRatio (const CounterStateType & before, const CounterStateType & after) [friend]

Computes L2 cache hit ratio.

Parameters

before	CPU counter state before the experiment
after	CPU counter state after the experiment

Warning

Works only in the DEFAULT_EVENTS programming mode (see program() method)

Returns

value between 0 and 1

4.3.2.15 template < class CounterStateType > uint64 getL2CacheHits (const CounterStateType & before, const CounterStateType & after) [friend]

Computes number of L2 cache hits.

Parameters

before	CPU counter state before the experiment
after	CPU counter state after the experiment

Warning

Works only in the DEFAULT_EVENTS programming mode (see program() method)

Returns

number of hits

4.3.2.16 template < class CounterStateType > uint64 getL2CacheMisses (const CounterStateType & before, const CounterStateType & after) [friend]

Computes number of L2 cache misses.

Parameters

before	CPU counter state before the experiment
after	CPU counter state after the experiment

Warning

Works only in the DEFAULT_EVENTS programming mode (see program() method)

Returns

number of misses

4.3.2.17 template < class CounterStateType > double getL3CacheHitRatio (const CounterStateType & before, const CounterStateType & after) [friend]

Computes L3 cache hit ratio.

Parameters

before	CPU counter state before the experiment
after	CPU counter state after the experiment

Warning

Works only in the DEFAULT_EVENTS programming mode (see program() method)

Returns

value between 0 and 1

4.3.2.18 template < class CounterStateType > uint64 getL3CacheHits (const CounterStateType & before, const CounterStateType & after) [friend]

Computes total number of L3 cache hits.

Parameters

before	CPU counter state before the experiment
after	CPU counter state after the experiment

Warning

Works only in the DEFAULT_EVENTS programming mode (see program() method)

Returns

number of hits

4.3.2.19 template < class CounterStateType > uint64 getL3CacheHitsNoSnoop (const CounterStateType & before, const CounterStateType & after) [friend]

Computes number of L3 cache hits where no snooping in sibling L2 caches had to be done.

Parameters

before	CPU counter state before the experiment
after	CPU counter state after the experiment

Warning

Works only in the DEFAULT_EVENTS programming mode (see program() method)

Returns

number of hits

4.3.2.20 template < class CounterStateType > uint64 getL3CacheHitsSnoop (const CounterStateType & before, const CounterStateType & after) [friend]

Computes number of L3 cache hits where snooping in sibling L2 caches had to be done.

Parameters

before	CPU counter state before the experiment
after	CPU counter state after the experiment

Warning

Works only in the DEFAULT_EVENTS programming mode (see program() method)

Returns

number of hits

4.3.2.21 template < class CounterStateType > uint64 getL3CacheMisses (const CounterStateType & before, const CounterStateType & after) [friend]

Computes number of L3 cache misses.

Parameters

before	CPU counter state before the experiment
after	CPU counter state after the experiment

Warning

Works only in the DEFAULT_EVENTS programming mode (see program() method)

Returns

number of misses

4.3.2.22 template < class CounterStateType > uint64 getNumberOfCustomEvents (int32 eventCounterNr, const CounterStateType & before, const CounterStateType & after) [friend]

Returns the number of occured custom core events.

Read number of events programmed with the CUSTOM_CORE_EVENTS

Parameters

eventCounterNr	Event/counter number (value from 0 to 3)
before	CPU counter state before the experiment
after	CPU counter state after the experiment

Returns

Number of bytes

4.3.2.23 template < class CounterStateType > uint64 getRefCycles (const CounterStateType & before, const CounterStateType & after) [friend]

Computes the number of reference clock cycles while clock signal on the core is running.

The reference clock operates at a fixed frequency, irrespective of core frequency changes due to performance state transitions. See Intel(r) Software Developer's Manual for more details

Parameters

before	CPU counter state before the experiment
after	CPU counter state after the experiment

Returns

number core clock cycles

4.3.2.24 template < class CounterStateType > double getRelativeFrequency (const CounterStateType & before, const CounterStateType & after) [friend]

Computes average core frequency also taking Intel Turbo Boost technology into account.

Parameters

before	CPU counter state before the experiment
after	CPU counter state after the experiment

Returns

Fraction of nominal frequency

The documentation for this class was generated from the following files:

- · cpucounters.h
- · cpucounters.cpp

4.4 BecktonUncorePMUCNTCTLRegister Struct Reference

Public Attributes

```
    union {
        struct {
            uint64 en: 1
            uint64 pmi_en: 1
            uint64 count_mode: 2
            uint64 storage_mode: 2
```

```
uint64 wrap_mode: 1
uint64 flag_mode: 1
uint64 rsv1: 1
uint64 inc_sel: 5
uint64 rsv2: 5
uint64 set_flag_sel: 3
} fields
uint64 value
};
```

The documentation for this struct was generated from the following file:

· types.h

4.5 BecktonUncorePMUZDPCTLFVCRegister Struct Reference

Public Attributes

```
• union {
    struct {
      uint64 fvid: 5
      uint64 bcmd: 3
      uint64 resp: 3
      uint64 evnt0: 3
      uint64 evnt1: 3
      uint64 evnt2: 3
      uint64 evnt3: 3
      uint64 pbox_init_err: 1
   } fields
    struct {
      uint64 fvid: 6
      uint64 bcmd: 3
      uint64 resp: 3
      uint64 evnt0: 3
      uint64 evnt1: 3
      uint64 evnt2: 3
      uint64 evnt3: 3
      uint64 pbox_init_err: 1
   } fields_wsm
    uint64 value
 };
```

The documentation for this struct was generated from the following file:

· types.h

4.6 ClientBW Class Reference

Public Member Functions


- uint64 getImcReads ()
- uint64 getImcWrites ()

The documentation for this class was generated from the following file:

· client_bw.h

4.7 CounterWidthExtender::ClientImcReadsCounter Struct Reference

Inheritance diagram for CounterWidthExtender::ClientImcReadsCounter:



Public Member Functions

- ClientImcReadsCounter (ClientBW *clientBW_)
- uint64 operator() ()

Public Attributes


· ClientBW * clientBW

The documentation for this struct was generated from the following file:

· width_extender.h

4.8 CounterWidthExtender::ClientImcWritesCounter Struct Reference

 $Inheritance\ diagram\ for\ CounterWidth Extender:: ClientImcWrites Counter:$



Public Member Functions

- ClientImcWritesCounter (ClientBW *clientBW_)
- uint64 operator() ()

Public Attributes

· ClientBW * clientBW

The documentation for this struct was generated from the following file:


width_extender.h

4.9 CoreCounterState Class Reference

(Logical) core-wide counter state

#include <cpucounters.h>

Inheritance diagram for CoreCounterState:



Friends

· class PCM

Additional Inherited Members

4.9.1 Detailed Description

(Logical) core-wide counter state

The documentation for this class was generated from the following file:

· cpucounters.h

4.10 CounterWidthExtender Class Reference

Classes

- struct AbstractRawCounter
- struct ClientImcReadsCounter
- struct ClientImcWritesCounter
- struct MsrHandleCounter

Public Member Functions

- CounterWidthExtender (AbstractRawCounter *raw_counter_)
- uint64 read ()

The documentation for this class was generated from the following file:

width_extender.h

4.11 PCM::CustomCoreEventDescription Struct Reference

Custom Core event description.

#include <cpucounters.h>

Public Attributes

- int32 event_number
- int32 umask_value

4.11.1 Detailed Description

Custom Core event description.

See "Intel 64 and IA-32 Architectures Software Developers Manual Volume 3B: System Programming Guide, Part 2" for the concrete values of the data structure fields, e.g. Appendix A.2 "Performance Monitoring Events for Intel(r) Core(tm) Processor Family and Xeon Processor Family"

The documentation for this struct was generated from the following file:

· cpucounters.h

4.12 EventSelectRegister Struct Reference

Public Attributes

```
union {
    struct {
      uint64 event_select: 8
      uint64 umask: 8
      uint64 usr: 1
      uint64 os: 1
      uint64 edge: 1
      uint64 pin_control: 1
      uint64 apic int: 1
      uint64 any_thread: 1
      uint64 enable: 1
      uint64 invert: 1
      uint64 cmask: 8
      uint64 in_tx: 1
      uint64 in_txcp: 1
      uint64 reservedX: 30
   } fields
    uint64 value
 };
```

The documentation for this struct was generated from the following file:

· types.h

4.13 PCM::ExtendedCustomCoreEventDescription Struct Reference

Extended custom core event description.

```
#include <cpucounters.h>
```

Public Attributes

FixedEventControlRegister * fixedCfg

- uint32 nGPCounters
- EventSelectRegister * gpCounterCfg
- uint64 OffcoreResponseMsrValue [2]

4.13.1 Detailed Description

Extended custom core event description.

In contrast to CustomCoreEventDescription (p. 22) supports configuration of all fields.

See "Intel 64 and IA-32 Architectures Software Developers Manual Volume 3B: System Programming Guide, Part 2" for the concrete values of the data structure fields, e.g. Appendix A.2 "Performance Monitoring Events for Intel(r) Core(tm) Processor Family and Xeon Processor Family"

The documentation for this struct was generated from the following file:

· cpucounters.h

4.14 FixedEventControlRegister Struct Reference

Public Attributes

```
union {
    struct {
      uint64 os0: 1
      uint64 usr0: 1
      uint64 any thread0: 1
      uint64 enable_pmi0: 1
      uint64 os1: 1
      uint64 usr1: 1
      uint64 any thread1: 1
      uint64 enable pmi1: 1
      uint64 os2: 1
      uint64 usr2: 1
      uint64 any thread2: 1
      uint64 enable pmi2: 1
      uint64 reserved1: 52
   } fields
    uint64 value
 };
```

The documentation for this struct was generated from the following file:

· types.h

4.15 MCFGHeader Struct Reference

Public Member Functions

- unsigned nrecords () const
- void print ()

Public Attributes

- char signature [4]
- · unsigned length
- unsigned char revision
- · unsigned char checksum
- char **OEMID** [6]
- char OEMTableID [8]
- unsigned **OEMRevision**
- unsigned creatorID
- · unsigned creatorRevision
- · char reserved [8]

The documentation for this struct was generated from the following file:

· types.h

4.16 MCFGRecord Struct Reference

Public Member Functions

• void print ()

Public Attributes

- unsigned long long baseAddress
- unsigned short PCISegmentGroupNumber
- unsigned char startBusNumber
- unsigned char endBusNumber
- char reserved [4]

The documentation for this struct was generated from the following file:

· types.h

4.17 MsrHandle Class Reference

Public Member Functions


- MsrHandle (uint32 cpu)
- int32 read (uint64 msr_number, uint64 *value)
- int32 write (uint64 msr number, uint64 value)
- uint32 getCoreld ()

The documentation for this class was generated from the following files:

- · msr.h
- msr.cpp

4.18 CounterWidthExtender::MsrHandleCounter Struct Reference

Inheritance diagram for CounterWidthExtender::MsrHandleCounter:



Public Member Functions

- MsrHandleCounter (MsrHandle *msr_, uint64 msr_addr_)
- uint64 operator() ()

Public Attributes

- MsrHandle * msr
- uint64 msr_addr

The documentation for this struct was generated from the following file:

· width_extender.h

4.19 null_stream Struct Reference

Inheritance diagram for null_stream:



Public Member Functions

· void overflow (char)

The documentation for this struct was generated from the following file:

· utils.h

4.20 PCleCounterState Class Reference

Friends

- · class PCM
- uint64 getNumberOfEvents (PCleCounterState before, PCleCounterState after)

Returns the raw count of PCIe events.

4.20.1 Friends And Related Function Documentation

4.20.1.1 uint64 getNumberOfEvents (PCleCounterState before, PCleCounterState after) [friend]

Returns the raw count of PCIe events.

Parameters

before	PCIe counter state before the experiment
after	PCIe counter state after the experiment

The documentation for this class was generated from the following file:

· cpucounters.h

4.21 PCIeEvents_t Struct Reference

Public Attributes

- uint64 PClePRd
- uint64 PCleRdCur
- uint64 PCleNSRd
- uint64 PCleWiLF
- uint64 PCleItoM
- uint64 PCleNSWr
- uint64 PCIeNSWrF

The documentation for this struct was generated from the following file:

· pcm-pcie.cpp

4.22 PciHandle Class Reference

Public Member Functions

- PciHandle (uint32 groupnr_, uint32 bus_, uint32 device_, uint32 function_)
- int32 read32 (uint64 offset, uint32 *value)
- int32 write32 (uint64 offset, uint32 value)
- int32 read64 (uint64 offset, uint64 *value)
- int32 write64 (uint64 offset, uint64 value)

Static Public Member Functions

• static bool exists (uint32 bus_, uint32 device_, uint32 function_)

The documentation for this class was generated from the following files:

- · pci.h
- pci.cpp

4.23 PciHandleM Class Reference

Public Member Functions

- PciHandleM (uint32 bus_, uint32 device_, uint32 function_)
- int32 read32 (uint64 offset, uint32 *value)
- int32 write32 (uint64 offset, uint32 value)
- int32 read64 (uint64 offset, uint64 *value)
- int32 write64 (uint64 offset, uint64 value)

Static Public Member Functions

• static bool exists (uint32 bus_, uint32 device_, uint32 function_)

The documentation for this class was generated from the following file:

· pci.h

4.24 PciHandleMM Class Reference

Public Member Functions

- PciHandleMM (uint32 groupnr, uint32 bus, uint32 device, uint32 function)
- int32 read32 (uint64 offset, uint32 *value)
- int32 write32 (uint64 offset, uint32 value)
- int32 read64 (uint64 offset, uint64 *value)
- int32 write64 (uint64 offset, uint64 value)

Static Public Member Functions

• static bool exists (uint32 bus_, uint32 device_, uint32 function_)

The documentation for this class was generated from the following files:

- · pci.h
- · pci.cpp

4.25 PCM Class Reference

CPU Performance Monitor.

#include <cpucounters.h>

Classes

struct CustomCoreEventDescription

Custom Core event description.

struct ExtendedCustomCoreEventDescription

Extended custom core event description.

4.25 PCM Class Reference 29

Public Types

Mode of programming (parameter in the **program()** (p. 38) method)

enum ErrorCode { Success = 0, MSRAccessDenied = 1, PMUBusy = 2, UnknownError }

Return codes (e.g. for program(..) method)

enum SupportedCPUModels {

```
NEHALEM_EP = 26, NEHALEM = 30, ATOM = 28, ATOM_2 = 53,
ATOM_CENTERTON = 54, ATOM_BAYTRAIL = 55, ATOM_AVOTON = 77, CLARKDALE = 37,
WESTMERE_EP = 44, NEHALEM_EX = 46, WESTMERE_EX = 47, SANDY_BRIDGE = 42,
JAKETOWN = 45, IVY_BRIDGE = 58, HASWELL = 60, HASWELL_ULT = 69,
HASWELL 2 = 70, IVYTOWN = 62, END_OF_MODEL_LIST }
```

Identifiers of supported CPU models.

enum PCleEventCode {

```
 \begin{aligned} &\textbf{PClePRd} = 0x195, \, \textbf{PCleRdCur} = 0x19E, \, \textbf{PCleNSRd} = 0x1E4, \, \textbf{PCleWiLF} = 0x194, \\ &\textbf{PCleItoM} = 0x19C, \, \textbf{PCleNSWr} = 0x1E5, \, \textbf{PCleNSWrF} = 0x1E6 \, \end{aligned}
```

Public Member Functions

bool isCoreCStateResidencySupported (int state)

Returns true if the specified core C-state residency metric is supported.

bool isPackageCStateResidencySupported (int state)

Returns true if the specified package C-state residency metric is supported.

bool good ()

Checks the status of PCM (p. 28) object.

const std::string & getErrorMessage () const

Returns the error message.

• ErrorCode program (ProgramMode mode_=DEFAULT_EVENTS, void *parameter_=NULL)

Programs performance counters.

• ErrorCode programServerUncorePowerMetrics (int mc profile, int pcu profile, int *freq bands=NULL)

Programs uncore power/energy counters on microarchitectures codename SandyBridge-EP and IvyTown.

• void freezeServerUncoreCounters ()

Freezes uncore event counting (works only on microarchitecture codename SandyBridge-EP and IvyTown)

void unfreezeServerUncoreCounters ()

Unfreezes uncore event counting (works only on microarchitecture codename SandyBridge-EP and IvyTown)

• ServerUncorePowerState getServerUncorePowerState (uint32 socket)

Reads the power/energy counter state of a socket (works only on microarchitecture codename SandyBridge-EP)

void cleanup ()

Cleanups resources and stops performance counting.

· void resetPMU ()

Forces PMU reset.

void getAllCounterStates (SystemCounterState &systemState, std::vector< SocketCounterState > &socketStates, std::vector< CoreCounterState > &coreStates)

Reads all counter states (including system, sockets and cores)

SystemCounterState getSystemCounterState ()

Reads the counter state of the system.

SocketCounterState getSocketCounterState (uint32 socket)

Reads the counter state of a socket.

CoreCounterState getCoreCounterState (uint32 core)

Reads the counter state of a (logical) core.

uint32 getNumCores ()

Reads number of logical cores in the system.

uint32 getNumSockets ()

Reads number of sockets (CPUs) in the system.

uint32 getThreadsPerCore ()

Reads how many hardware threads has a physical core "Hardware thread" is a logical core in a different terminology. If Intel(r) Hyperthreading(tm) is enabled then this function returns 2.

• bool getSMT ()

Checks if SMT (HyperThreading) is enabled.

uint64 getNominalFrequency ()

Reads the nominal core frequency.

• uint32 getCPUModel ()

Reads CPU model id.

• uint32 getOriginalCPUModel ()

Reads original CPU model id.

• uint32 getSocketId (uint32 core_id)

Determines socket of given core.

· uint64 getQPILinksPerSocket () const

Returns the number of Intel(r) Quick Path Interconnect(tm) links per socket.

uint32 getMCPerSocket () const

Returns the number of detected integrated memory controllers per socket.

uint32 getMCChannelsPerSocket () const

Returns the total number of detected memory channels on all integrated memory controllers per socket.

• uint32 getMaxIPC () const

Returns the max number of instructions per cycle.

• uint64 getTickCount (uint64 multiplier=1000, uint32 core=0)

Return TSC timer value in time units.

uint64 getTickCountRDTSCP (uint64 multiplier=1000)

Return TSC timer value in time units using rdtscp instruction from current core.

• uint64 getQPILinkSpeed () const

Return QPI Link Speed in GBytes/second.

· double getJoulesPerEnergyUnit () const

Returns how many joules are in an internal processor energy unit.

int32 getPackageThermalSpecPower () const

Returns thermal specification power of the package domain in Watt.

• int32 getPackageMinimumPower () const

Returns minimum power derived from electrical spec of the package domain in Watt.

int32 getPackageMaximumPower () const

Returns maximum power derived from electrical spec of the package domain in Watt.

- void disableJKTWorkaround ()
- void programPCleCounters (const PCleEventCode event)

Program uncore PCIe monitoring event(s)

PCleCounterState getPCleCounterState (const uint32 socket_)

Get the state of PCIe counter(s)

- uint64 extractCoreGenCounterValue (uint64 val)
- uint64 extractCoreFixedCounterValue (uint64 val)
- uint64 extractUncoreGenCounterValue (uint64 val)
- uint64 extractUncoreFixedCounterValue (uint64 val)
- const char * getUArchCodename ()

Get a string describing the codename of the processor microarchitecture.

• bool packageEnergyMetricsAvailable () const

4.25 PCM Class Reference 31

- bool dramEnergyMetricsAvailable () const
- bool packageThermalMetricsAvailable () const
- bool outgoingQPITrafficMetricsAvailable () const
- · bool qpiUtilizationMetricsAvailable () const
- bool memoryTrafficMetricsAvailable () const
- · bool hasBecktonUncore () const
- · bool hasPCICFGUncore () const

Static Public Member Functions

• static PCM * getInstance ()

Returns PCM (p. 28) object.

· static bool initWinRing0Lib ()

Loads and initializes Winring0 third party library for access to processor model specific and PCI configuration registers.

static std::string getCPUBrandString ()

Get Brand string of processor.

Friends

- · class BasicCounterState
- · class UncoreCounterState

4.25.1 Detailed Description

CPU Performance Monitor.

This singleton object needs to be instantiated for each process before accessing counting and measuring routines

4.25.2 Member Enumeration Documentation

4.25.2.1 enum PCM::ProgramMode

Mode of programming (parameter in the **program()** (p. 38) method)

Enumerator

DEFAULT_EVENTS Default choice of events, the additional parameter is not needed and ignored

CUSTOM_CORE_EVENTS Custom set of core events specified in the parameter to the program method. The parameter must be a pointer to array of four **CustomCoreEventDescription** (p. 22) values

EXT_CUSTOM_CORE_EVENTS Custom set of core events specified in the parameter to the program method. The parameter must be a pointer to a **ExtendedCustomCoreEventDescription** (p. 23) data structure

INVALID_MODE Non-programmed mode

4.25.3 Member Function Documentation

```
4.25.3.1 void PCM::cleanup ( )
```

Cleanups resources and stops performance counting.

One needs to call this method when your program finishes or/and you are not going to use the performance counting routines anymore.

 $\label{local-system} \begin{tabular}{ll} 4.25.3.2 & void PCM::getAllCounterStates (SystemCounterState & systemState, std::vector < SocketCounterState > & socketStates, std::vector < CoreCounterState > & coreStates) \\ \end{tabular}$

Reads all counter states (including system, sockets and cores)

4.25 PCM Class Reference 33

Parameters

systemState	system counter state (return parameter)
socketStates	socket counter states (return parameter)
coreStates	core counter states (return parameter)

4.25.3.3 CoreCounterState PCM::getCoreCounterState (uint32 core)

Reads the counter state of a (logical) core.

Be aware that during the measurement other threads may be scheduled on the same core by the operating system (this is called context-switching). The performance events caused by these threads will be counted as well.

```
\param core core id
\return State of counters in the core
```

Referenced by getCoreCounterState(), and getTickCount().

```
4.25.3.4 uint32 PCM::getCPUModel() [inline]
```

Reads CPU model id.

Returns

CPU model ID

Referenced by getCyclesLostDueL2CacheMisses(), getCyclesLostDueL3CacheMisses(), getL2CacheHitRatio(), getL2CacheHits(), getL3CacheHits(), getL3CacheHits(), getL3CacheHitsNoSnoop(), getL3CacheHitsSnoop(), getL3CacheMisses(), and ServerPCICFGUncore::ServerPCICFGUncore().

```
4.25.3.5 const std::string& PCM::getErrorMessage ( ) const [inline]
```

Returns the error message.

Call this when good() (p. 38) returns false, otherwise return an empty string

```
4.25.3.6 PCM * PCM::getInstance() [static]
```

Returns **PCM** (p. 28) object.

Returns **PCM** (p. 28) object. If the **PCM** (p. 28) has not been created before than an instance is created. **PCM** (p. 28) is a singleton.

Returns

Pointer to PCM (p. 28) object

Referenced by ServerPCICFGUncore::computeQPISpeed(), getActiveAverageFrequency(), getAllIncomingQP \leftarrow ILinkBytes(), getAllOutgoingQPILinkBytes(), getAverageFrequency(), getConsumedJoules(), getCoreCounter \leftarrow State(), getCoreCStateResidency(), getCoreIPC(), getCyclesLostDueL2CacheMisses(), getCyclesLostDueL3 \leftarrow CacheMisses(), getDRAMConsumedJoules(), getIncomingQPILinkUtilization(), getL2CacheHitRatio(), getL2 \leftarrow CacheHits(), getL2CacheMisses(), getL3CacheHitRatio(), getL3CacheHits(), getL3CacheHitsNoSnoop(), get L3CacheHitsSnoop(), getL3CacheMisses(), getOutgoingQPILinkBytes(), getOutgoingQPILinkUtilization(), get \leftarrow SocketCounterState(), getSocketIncomingQPILinkBytes(), getSystemCounterState(), and getTotalExecUsage().

```
4.25.3.7 uint32 PCM::getMaxIPC() const [inline]
Returns the max number of instructions per cycle.
Returns
     max number of instructions per cycle
4.25.3.8 uint64 PCM::getNominalFrequency ( )
Reads the nominal core frequency.
Returns
     Nominal frequency in Hz
Referenced by getActiveAverageFrequency(), getAverageFrequency(), getIncomingQPILinkUtilization(), get ←
OutgoingQPILinkBytes(), getOutgoingQPILinkUtilization(), getTickCount(), and getTickCountRDTSCP().
4.25.3.9 uint32 PCM::getNumCores ( )
Reads number of logical cores in the system.
Returns
     Number of logical cores in the system
Referenced by getIncomingQPILinkUtilization(), getOutgoingQPILinkBytes(), and getOutgoingQPILinkUtilization().
4.25.3.10 uint32 PCM::getNumSockets ( )
Reads number of sockets (CPUs) in the system.
Returns
     Number of sockets in the system
Referenced by getAllIncomingQPILinkBytes(), getAllOutgoingQPILinkBytes(), and ServerPCICFGUncore::Server
PCICFGUncore().
4.25.3.11 uint32 PCM::getOriginalCPUModel() [inline]
Reads original CPU model id.
Returns
     CPU model ID
4.25.3.12 PCIeCounterState PCM::getPCIeCounterState ( const uint32 socket_ )
Get the state of PCIe counter(s)
```

4.25 PCM Class Reference 35

Parameters

socket_ socket of the PCIe controller

Returns

State of PCIe counter(s)

4.25.3.13 uint64 PCM::getQPILinkSpeed () const [inline]

Return QPI Link Speed in GBytes/second.

Warning

Works only for Nehalem-EX (Xeon 7500) and Westmere-EX (Xeon E7) processors

Returns

QPI Link Speed in GBytes/second

Referenced by getIncomingQPILinkUtilization(), getOutgoingQPILinkBytes(), and getOutgoingQPILinkUtilization().

4.25.3.14 uint64 PCM::getQPILinksPerSocket() const [inline]

Returns the number of Intel(r) Quick Path Interconnect(tm) links per socket.

Returns

number of QPI links per socket

References ServerPCICFGUncore::getNumQPIPorts().

Referenced by getAllIncomingQPILinkBytes(), getAllOutgoingQPILinkBytes(), and getSocketIncomingQPILink⇔ Bytes().

4.25.3.15 ServerUncorePowerState PCM::getServerUncorePowerState (uint32 socket)

Reads the power/energy counter state of a socket (works only on microarchitecture codename SandyBridge-EP)

Parameters

socket socket id

Returns

State of power counters in the socket

References ServerPCICFGUncore::getDRAMClocks(), ServerPCICFGUncore::getMCCounter(), ServerPCICFGUncore::getNumMCChannels(), ServerPCICFGUncore::getNumQPIPorts(), ServerPCICFGUncore::getQPI \leftarrow Clocks(), ServerPCICFGUncore::getQPIL0pTxCycles(), and ServerPCICFGUncore::getQPIL1Cycles().

4.25.3.16 bool PCM::getSMT ()

Checks if SMT (HyperThreading) is enabled.

Returns

true iff SMT (HyperThreading) is enabled.

4.25.3.17 SocketCounterState PCM::getSocketCounterState (uint32 socket)

Reads the counter state of a socket.

4.25 PCM Class Reference 37

Parameters

socket	socket id
--------	-----------

Returns

State of counters in the socket

Referenced by getSocketCounterState().

4.25.3.18 uint32 PCM::getSocketId (uint32 core_id) [inline]

Determines socket of given core.

Parameters

and the same the matter of	
core id ∣ core identifier	
00/0_/4 00/0 (40/11/11/0)	

Returns

socket identifier

4.25.3.19 SystemCounterState PCM::getSystemCounterState ()

Reads the counter state of the system.

System consists of several sockets (CPUs). Socket has a CPU in it. Socket (CPU) consists of several (logical) cores.

Returns

State of counters in the entire system

Referenced by getSystemCounterState().

```
4.25.3.20 uint32 PCM::getThreadsPerCore ( )
```

Reads how many hardware threads has a physical core "Hardware thread" is a logical core in a different terminology. If Intel(r) Hyperthreading(tm) is enabled then this function returns 2.

Returns

Number of hardware threads per physical core

Referenced by getCoreIPC(), and getTotalExecUsage().

4.25.3.21 uint64 PCM::getTickCount (uint64 multiplier = 1000, uint32 core = 0)

Return TSC timer value in time units.

Parameters

multiplier use 1 for seconds, 1000 for ms, 1000000 for mks, etc (default is 1000: ms)

core | core to read on-chip TSC value (default is 0)

Returns

time counter value

References getCoreCounterState(), getInvariantTSC(), and getNominalFrequency().

Referenced by ServerPCICFGUncore::computeQPISpeed().

4.25.3.22 uint64 PCM::getTickCountRDTSCP (uint64 multiplier = 1000)

Return TSC timer value in time units using rdtscp instruction from current core.

Parameters

multiplier use 1 for seconds, 1000 for ms, 1000000 for mks, etc (default is 1000: ms)

Warning

Processor support is required bit 27 of cpuid EDX must be set, for Windows, Visual Studio 2010 is required

Returns

time counter value

References getNominalFrequency().

4.25.3.23 bool PCM::good ()

Checks the status of PCM (p. 28) object.

Call this method to check if **PCM** (p. 28) gained access to model specific registers. The method is deprecated, see program error code instead.

Returns

true iff access to model specific registers works without problems

4.25.3.24 static bool PCM::initWinRingOLib () [static]

Loads and initializes Winring0 third party library for access to processor model specific and PCI configuration registers.

Returns

returns true in case of success

4.25.3.25 PCM::ErrorCode PCM::program (PCM::ProgramMode mode_ = DEFAULT_EVENTS, void * parameter_ = NULL)

Programs performance counters.

4.25 PCM Class Reference 39

Parameters

mode_	mode of programming, see ProgramMode definition
parameter_	optional parameter for some of programming modes
	Call this method before you start using the performance counting routines.

Warning

Using this routines with other tools that *program* Performance Monitoring Units (PMUs) on CPUs is not recommended because PMU can not be shared. Tools that are known to program PMUs: Intel(r) VTune(tm), Intel(r) Performance Tuning Utility (PTU). This code may make VTune or PTU measurements invalid. VTune or PTU measurement may make measurement with this code invalid. Please enable either usage of these routines or VTune/PTU/etc.

References ServerPCICFGUncore::computeQPISpeed(), CUSTOM_CORE_EVENTS, EXT_CUSTOM_CORE_EVENTS, and ServerPCICFGUncore::program().

4.25.3.26 void PCM::programPCleCounters (const PCleEventCode event_)

Program uncore PCIe monitoring event(s)

Parameters

event_	a PCIe event to monitor

4.25.3.27 PCM::ErrorCode PCM::programServerUncorePowerMetrics (int mc_profile, int pcu_profile, int * freq_bands = NULL)

Programs uncore power/energy counters on microarchitectures codename SandyBridge-EP and IvyTown.

Parameters

mc_profile	profile for integrated memory controller PMU. See possible profile values in pcm-power.cpp
	example
pcu_profile	profile for power control unit PMU. See possible profile values in pcm-power.cpp example
freq_bands	array of three integer values for core frequency band monitoring. See usage in pcm-power. ←
	cpp example

Call this method before you start using the power counter routines on microarchitecture codename SandyBridge-EP

Warning

After this call the memory and QPI bandwidth counters on microarchitecture codename SandyBridge-EP will not work.

Using this routines with other tools that *program* Performance Monitoring Units (PMUs) on CPUs is not recommended because PMU can not be shared. Tools that are known to program PMUs: Intel(r) VTune(tm), Intel(r) Performance Tuning Utility (PTU). This code may make VTune or PTU measurements invalid. VTune or PTU measurement may make measurement with this code invalid. Please enable either usage of these routines or VTune/PTU/etc.

References ServerPCICFGUncore::program_power_metrics().

4.25.3.28 void PCM::resetPMU ()

Forces PMU reset.

If there is no chance to free up PMU from other applications you might try to call this method at your own risk.

The documentation for this class was generated from the following files:

- · cpucounters.h
- · cpucounters.cpp

4.26 PCM_CPUID_INFO Union Reference

Public Attributes

```
    int array [4]
    struct {
        int eax
        int ebx
        int ecx
        int edx
    }
    reg
```

The documentation for this union was generated from the following file:

· cpucounters.cpp

4.27 ServerPCICFGUncore Class Reference

Object to access uncore counters in a socket/processor with microarchitecture codename SandyBridge-EP (Jaketown) or Ivytown-EP or Ivytown-EX.

```
#include <cpucounters.h>
```

Public Member Functions

ServerPCICFGUncore (uint32 socket_, PCM *pcm)

Initialize access data structures.

· void program ()

Program performance counters (disables programming power counters)

• uint64 getImcReads ()

Get the number of integrated controller reads (in cache lines)

• uint64 getImcWrites ()

Get the number of integrated controller writes (in cache lines)

uint64 getIncomingDataFlits (uint32 port)

Get the number of incoming data flits to the socket through a port.

uint64 getOutgoingDataNonDataFlits (uint32 port)

Get the number of outgoing data and non-data flits from the socket through a port.

void program_power_metrics (int mc_profile)

Program power counters (disables programming performance counters)

• uint64 getQPlClocks (uint32 port)

Get number of QPI LL clocks on a QPI port.

uint64 getQPIL0pTxCycles (uint32 port)

Get number cycles on a QPI port when the link was in a power saving half-lane mode.

uint64 getQPIL1Cycles (uint32 port)

Get number cycles on a QPI port when the link was in a power saving shutdown mode.

uint64 getDRAMClocks (uint32 channel)

Get number DRAM channel cycles.

uint64 getMCCounter (uint32 channel, uint32 counter)

Direct read of memory controller PMU counter (counter meaning depends on the programming: power/performance/etc)

uint64 getQPILLCounter (uint32 port, uint32 counter)

Direct read of QPI LL PMU counter (counter meaning depends on the programming: power/performance/etc)

void freezeCounters ()

Freezes event counting.

void unfreezeCounters ()

Unfreezes event counting.

uint64 computeQPISpeed ()

Measures/computes the maximum theoretical QPI link bandwidth speed in GByte/seconds.

· void enableJKTWorkaround (bool enable)

Enable correct counting of various LLC events (with memory access perf penalty)

• uint32 getNumQPIPorts () const

Returns the number of detected QPI ports.

• uint32 getNumMC () const

Returns the number of detected integrated memory controllers.

• uint32 getNumMCChannels () const

Returns the total number of detected memory channels on all integrated memory controllers.

4.27.1 Detailed Description

Object to access uncore counters in a socket/processor with microarchitecture codename SandyBridge-EP (Jaketown) or Ivytown-EP or Ivytown-EX.

4.27.2 Constructor & Destructor Documentation

4.27.2.1 ServerPCICFGUncore::ServerPCICFGUncore (uint32 socket_, PCM * pcm)

Initialize access data structures.

Parameters

socket_	socket id
pcm	pointer to PCM (p. 28) instance

References PCM::getCPUModel(), and PCM::getNumSockets().

4.27.3 Member Function Documentation

4.27.3.1 uint64 ServerPCICFGUncore::getDRAMClocks (uint32 channel)

Get number DRAM channel cycles.

Parameters

channel	channel number

Referenced by PCM::getServerUncorePowerState().

4.27.3.2 uint64 ServerPCICFGUncore::getIncomingDataFlits (uint32 port)

Get the number of incoming data flits to the socket through a port.

Parameters

port	QPI port id

4.27.3.3 uint64 ServerPCICFGUncore::getMCCounter (uint32 channel, uint32 counter)

Direct read of memory controller PMU counter (counter meaning depends on the programming: power/performance/etc)

Parameters

channel	channel number
counter	counter number

Referenced by PCM::getServerUncorePowerState().

4.27.3.4 uint64 ServerPCICFGUncore::getOutgoingDataNonDataFlits (uint32 port)

Get the number of outgoing data and non-data flits from the socket through a port.

Parameters

port	QPI port id
------	-------------

References getQPILLCounter().

4.27.3.5 uint64 ServerPCICFGUncore::getQPIClocks (uint32 port)

Get number of QPI LL clocks on a QPI port.

Parameters

port	QPI port number

 $Referenced\ by\ compute QPISpeed(),\ and\ PCM::getServerUncorePowerState().$

4.27.3.6 uint64 ServerPCICFGUncore::getQPIL0pTxCycles (uint32 port)

Get number cycles on a QPI port when the link was in a power saving half-lane mode.

Parameters

port	QPI port number

Referenced by PCM::getServerUncorePowerState().

4.27.3.7 uint64 ServerPCICFGUncore::getQPIL1Cycles (uint32 port)

Get number cycles on a QPI port when the link was in a power saving shutdown mode.

Parameters

port	QPI port number

Referenced by PCM::getServerUncorePowerState().

4.27.3.8 uint64 ServerPCICFGUncore::getQPILLCounter (uint32 port, uint32 counter)

Direct read of QPI LL PMU counter (counter meaning depends on the programming: power/performance/etc)

Parameters

port	port number
counter	counter number

Referenced by getOutgoingDataNonDataFlits().

4.27.3.9 void ServerPCICFGUncore::program_power_metrics (int mc_profile)

Program power counters (disables programming performance counters)

Parameters

rement profile. See description of profiles in pcm-power.cpp	mc_profile	
--	------------	--

Referenced by PCM::programServerUncorePowerMetrics().

The documentation for this class was generated from the following files:

- · cpucounters.h
- · cpucounters.cpp

4.28 ServerUncorePowerState Class Reference

Server uncore power counter state.

#include <cpucounters.h>

Public Member Functions

int32 getPackageThermalHeadroom () const

Returns current thermal headroom below TjMax.

Friends

- class PCM
- template < class CounterStateType >
 uint64 getQPIClocks (uint32 port, const CounterStateType & before, const CounterStateType & after)
 Returns QPI LL clock ticks.
- template < class CounterStateType >

uint64 **getQPIL0pTxCycles** (uint32 port, const CounterStateType &before, const CounterStateType &after)

Returns the number of QPI cycles in power saving half-lane mode.

template < class CounterStateType >

uint64 getQPIL1Cycles (uint32 port, const CounterStateType &before, const CounterStateType &after)

Returns the number of QPI cycles in power saving shutdown mode.

- template < class CounterStateType >
 - uint64 **getDRAMClocks** (uint32 channel, const CounterStateType &before, const CounterStateType &after)

 **Returns DRAM clock ticks.
- template < class CounterStateType >

uint64 **getMCCounter** (uint32 channel, uint32 counter, const CounterStateType &before, const Counter← StateType &after)

Direct read of memory controller PMU counter (counter meaning depends on the programming: power/performance/etc)

template < class CounterStateType >

uint64 getPCUCounter (uint32 counter, const CounterStateType &before, const CounterStateType &after)

Direct read of power control unit PMU counter (counter meaning depends on the programming: power/performance/etc)

template < class CounterStateType >
 uint64 getConsumedEnergy (const CounterStateType & before, const CounterStateType & after)
 Returns energy consumed by processor, exclusing DRAM (measured in internal units)

template < class CounterStateType >
 uint64 getDRAMConsumedEnergy (const CounterStateType & before, const CounterStateType & after)
 Returns energy consumed by DRAM (measured in internal units)

4.28.1 Detailed Description

Server uncore power counter state.

4.28.2 Friends And Related Function Documentation

4.28.2.1 template < class CounterStateType > uint64 getConsumedEnergy (const CounterStateType & before, const CounterStateType & after) [friend]

Returns energy consumed by processor, exclusing DRAM (measured in internal units)

Parameters

before	CPU counter state before the experiment
after	CPU counter state after the experiment

4.28.2.2 template < class CounterStateType > uint64 getDRAMClocks (uint32 channel, const CounterStateType & before, const CounterStateType & after) [friend]

Returns DRAM clock ticks.

Parameters

channel	DRAM channel number
before	CPU counter state before the experiment
after	CPU counter state after the experiment

4.28.2.3 template < class CounterStateType > uint64 getDRAMConsumedEnergy (const CounterStateType & before, const CounterStateType & after) [friend]

Returns energy consumed by DRAM (measured in internal units)

Parameters

before	CPU counter state before the experiment
after	CPU counter state after the experiment

4.28.2.4 template < class CounterStateType > uint64 getMCCounter (uint32 channel, uint32 counter, const CounterStateType & before, const CounterStateType & after) [friend]

Direct read of memory controller PMU counter (counter meaning depends on the programming: power/performance/etc)

Parameters

counter	counter number
channel	channel number
before	CPU counter state before the experiment
after	CPU counter state after the experiment

4.28.2.5 template < class CounterStateType > uint64 getPCUCounter (uint32 counter, const CounterStateType & before, const CounterStateType & after) [friend]

Direct read of power control unit PMU counter (counter meaning depends on the programming: power/performance/etc)

Parameters

counter	counter number
before	CPU counter state before the experiment
after	CPU counter state after the experiment

4.28.2.6 template < class CounterStateType > uint64 getQPIClocks (uint32 port, const CounterStateType & before, const CounterStateType & after) [friend]

Returns QPI LL clock ticks.

Parameters

port	QPI port number
before	CPU counter state before the experiment
after	CPU counter state after the experiment

4.28.2.7 template < class CounterStateType > uint64 getQPIL0pTxCycles (uint32 port, const CounterStateType & before, const CounterStateType & after) [friend]

Returns the number of QPI cycles in power saving half-lane mode.

Parameters

port	QPI port number
before	CPU counter state before the experiment
after	CPU counter state after the experiment

4.28.2.8 template < class CounterStateType > uint64 getQPIL1Cycles (uint32 port, const CounterStateType & before, const CounterStateType & after) [friend]

Returns the number of QPI cycles in power saving shutdown mode.

Parameters

port	QPI port number
before	CPU counter state before the experiment
after	CPU counter state after the experiment

The documentation for this class was generated from the following file:


· cpucounters.h

4.29 SocketCounterState Class Reference

Socket-wide counter state.

#include <cpucounters.h>

Inheritance diagram for SocketCounterState:



Public Member Functions

• void accumulateCoreState (const CoreCounterState &o)

Protected Member Functions

• void readAndAggregate (MsrHandle *handle)

Friends

· class PCM

Additional Inherited Members

4.29.1 Detailed Description

Socket-wide counter state.

The documentation for this class was generated from the following file:


· cpucounters.h

4.30 SystemCounterState Class Reference

System-wide counter state.

#include <cpucounters.h>

Inheritance diagram for SystemCounterState:



Public Member Functions

void accumulateSocketState (const SocketCounterState &o)

Protected Member Functions

void readAndAggregate (MsrHandle *handle)

Friends

- · class PCM
- uint64 getIncomingQPILinkBytes (uint32 socketNr, uint32 linkNr, const SystemCounterState &before, const SystemCounterState &after)

Get estimation of QPI data traffic per incoming QPI link.

- uint64 **getIncomingQPILinkBytes** (uint32 socketNr, uint32 linkNr, const **SystemCounterState** &now)

 Return current value of the counter of QPI data traffic per incoming QPI link.
- double getOutgoingQPILinkUtilization (uint32 socketNr, uint32 linkNr, const SystemCounterState &before, const SystemCounterState &after)

Get utilization of outgoing QPI link (0..1)

uint64 getOutgoingQPILinkBytes (uint32 socketNr, uint32 linkNr, const SystemCounterState &before, const SystemCounterState &after)

Get estimation of QPI (data+nondata) traffic per outgoing QPI link.

uint64 getOutgoingQPILinkBytes (uint32 socketNr, uint32 linkNr, const SystemCounterState &now)

Additional Inherited Members

4.30.1 Detailed Description

System-wide counter state.

4.30.2 Friends And Related Function Documentation

4.30.2.1 uint64 getIncomingQPILinkBytes (uint32 socketNr, uint32 linkNr, const SystemCounterState & before, const SystemCounterState & after) [friend]

Get estimation of QPI data traffic per incoming QPI link.

Returns an estimation of number of data bytes transferred to a socket over Intel(r) Quick Path Interconnect

Parameters

socketNr	socket identifier
linkNr	linkNr
before	System CPU counter state before the experiment
after	System CPU counter state after the experiment

Returns

Number of bytes

4.30.2.2 uint64 getIncomingQPILinkBytes (uint32 socketNr, uint32 linkNr, const SystemCounterState & now) [friend]

Return current value of the counter of QPI data traffic per incoming QPI link.

Returns the number of incoming data bytes to a socket over Intel(r) Quick Path Interconnect

Parameters

socketNr	socket identifier
linkNr	linkNr
now	Current System CPU counter state

Returns

Number of bytes

4.30.2.3 uint64 getOutgoingQPlLinkBytes (uint32 socketNr, uint32 linkNr, const SystemCounterState & before, const SystemCounterState & after) [friend]

Get estimation of QPI (data+nondata) traffic per outgoing QPI link.

 $Returns \ an \ estimation \ of \ number \ of \ data \ bytes \ transferred \ from \ a \ socket \ over \ Intel(r) \ Quick \ Path \ Interconnect$

Parameters

socketNr	socket identifier
linkNr	linkNr
before	System CPU counter state before the experiment
after	System CPU counter state after the experiment

Returns

Number of bytes

4.30.2.4 double getOutgoingQPlLinkUtilization (uint32 socketNr, uint32 linkNr, const SystemCounterState & before, const SystemCounterState & after) [friend]

Get utilization of outgoing QPI link (0..1)

Returns an estimation of utilization of QPI link by (data+nondata) traffic transferred from a socket over Intel(r) Quick Path Interconnect

Parameters

socketNr	socket identifier
linkNr	linkNr
before	System CPU counter state before the experiment
after	System CPU counter state after the experiment

Returns

utilization (0..1)

The documentation for this class was generated from the following file:

· cpucounters.h

4.31 SystemWideLock Class Reference

The documentation for this class was generated from the following file:

cpucounters.cpp

4.32 T Struct Reference 49

4.32 T Struct Reference

Public Member Functions

- **T** (int a)
- bool **operator==** (const **T** &k) const
- **T** (int a)
- bool operator== (const T &k) const
- **T** (int a)
- bool operator== (const T &k) const

Public Attributes

- int key [1]
- int data [3]

The documentation for this struct was generated from the following files:

- · memoptest.cpp
- · readmem.cpp
- · realtime.cpp

4.33 TemporalThreadAffinity Class Reference

Public Member Functions

• TemporalThreadAffinity (uint32)

The documentation for this class was generated from the following file:

· cpucounters.cpp

4.34 TopologyEntry Struct Reference

Public Attributes

- int32 os id
- int32 socket
- · int32 core_id

The documentation for this struct was generated from the following file:

· cpucounters.h

4.35 TSXEvent Struct Reference

Public Attributes

- const char * name
- · unsigned char event

- · unsigned char umask
- const char * description

The documentation for this struct was generated from the following file:


· pcm-tsx.cpp

4.36 UncoreCounterState Class Reference

Basic uncore counter state.

#include <cpucounters.h>

Inheritance diagram for UncoreCounterState:



Public Member Functions

UncoreCounterState & operator+= (const UncoreCounterState &o)

Protected Member Functions

• void readAndAggregate (MsrHandle *)

Protected Attributes

- uint64 UncMCFullWrites
- uint64 UncMCNormalReads
- uint64 PackageEnergyStatus
- uint64 DRAMEnergyStatus
- uint64 CStateResidency [PCM::MAX_C_STATE+1]

Friends

- · class PCM
- template < class CounterStateType >

uint64 getBytesReadFromMC (const CounterStateType &before, const CounterStateType &after)

Computes number of bytes read from DRAM memory controllers.

template < class CounterStateType >

 $uint 64 \ \textbf{getBytesWrittenToMC} \ (const\ CounterStateType\ \&before,\ const\ CounterStateType\ \&after)$

Computes number of bytes written to DRAM memory controllers.

template < class CounterStateType >

uint64 getConsumedEnergy (const CounterStateType &before, const CounterStateType &after)

Returns energy consumed by processor, exclusing DRAM (measured in internal units)

template < class CounterStateType >

uint64 getDRAMConsumedEnergy (const CounterStateType &before, const CounterStateType &after)

Returns energy consumed by DRAM (measured in internal units)

template < class CounterStateType >
 double getPackageCStateResidency (int state, const CounterStateType & before, const CounterStateType & after)

Computes residency in the package C-state.

4.36.1 Detailed Description

Basic uncore counter state.

Intended only for derivation, but not for the direct use

4.36.2 Friends And Related Function Documentation

4.36.2.1 template < class CounterStateType > uint64 getBytesReadFromMC (const CounterStateType & before, const CounterStateType & after) [friend]

Computes number of bytes read from DRAM memory controllers.

Parameters

before	CPU counter state before the experiment
after	CPU counter state after the experiment

Returns

Number of bytes

4.36.2.2 template < class CounterStateType > uint64 getBytesWrittenToMC (const CounterStateType & before, const CounterStateType & after) [friend]

Computes number of bytes written to DRAM memory controllers.

Parameters

before	CPU counter state before the experiment
after	CPU counter state after the experiment

Returns

Number of bytes

4.36.2.3 template < class CounterStateType > uint64 getConsumedEnergy (const CounterStateType & before, const CounterStateType & after) [friend]

Returns energy consumed by processor, exclusing DRAM (measured in internal units)

Parameters

before	CPU counter state before the experiment
after	CPU counter state after the experiment

4.36.2.4 template < class CounterStateType > uint64 getDRAMConsumedEnergy (const CounterStateType & before, const CounterStateType & after) [friend]

Returns energy consumed by DRAM (measured in internal units)

Parameters

before	CPU counter state before the experiment
after	CPU counter state after the experiment

4.36.2.5 template < class CounterStateType > double getPackageCStateResidency (int *state*, const CounterStateType & *before*, const CounterStateType & *after*) [friend]

Computes residency in the package C-state.

Parameters

state	C-state
before	CPU counter state before the experiment
after	CPU counter state after the experiment

Returns

```
residence ratio (0..1): 0 - 0%, 1.0 - 100%
```

The documentation for this class was generated from the following files:

- · cpucounters.h
- · cpucounters.cpp

4.37 UncoreEventSelectRegister Struct Reference

Public Attributes

```
• union {
    struct {
      uint64 event_select: 8
      uint64 umask: 8
      uint64 reserved1: 1
      uint64 occ_ctr_rst: 1
      uint64 edge: 1
      uint64 reserved2: 1
      uint64 enable_pmi: 1
      uint64 reserved3: 1
      uint64 enable: 1
      uint64 invert: 1
      uint64 cmask: 8
      uint64 reservedx: 32
   } fields
   uint64 value
 };
```

The documentation for this struct was generated from the following file:

· types.h

Chapter 5

File Documentation

5.1 client_bw.h File Reference

Interface to access client bandwidth counters.

```
#include "types.h"
#include <unistd.h>
```

Classes

· class ClientBW

Macros

- #define PCM_CLIENT_IMC_BAR_OFFSET (0x0048)
- #define PCM_CLIENT_IMC_DRAM_DATA_READS (0x5050)
- #define PCM_CLIENT_IMC_DRAM_DATA_WRITES (0x5054)
- #define PCM_CLIENT_IMC_MMAP_SIZE (0x6000)

5.1.1 Detailed Description

Interface to access client bandwidth counters.

5.2 cpuasynchcounter.h File Reference

Implementation of a POSIX thread that periodically saves the current state of counters and exposes them to other threads.

```
#include <pthread.h>
#include <stdlib.h>
#include "cpucounters.h"
```

Classes

class AsynchronCounterState

54 File Documentation

Macros

• #define DELAY 1

Functions

void * UpdateCounters (void *)

5.2.1 Detailed Description

Implementation of a POSIX thread that periodically saves the current state of counters and exposes them to other threads.

5.3 cpucounters.h File Reference

Main CPU counters header.

```
#include "types.h"
#include "msr.h"
#include "pci.h"
#include "client_bw.h"
#include "width_extender.h"
#include <vector>
#include <limits>
#include <string.h>
#include <semaphore.h>
#include <sys/types.h>
#include <fcntl.h>
#include <unistd.h>
```

Classes

- struct TopologyEntry
- class ServerPCICFGUncore

Object to access uncore counters in a socket/processor with microarchitecture codename SandyBridge-EP (Jaketown) or Ivytown-EP or Ivytown-EX.

- · class PCleCounterState
- · class PCM

CPU Performance Monitor.

struct PCM::CustomCoreEventDescription

Custom Core event description.

struct PCM::ExtendedCustomCoreEventDescription

Extended custom core event description.

· class BasicCounterState

Basic core counter state.

· class ServerUncorePowerState

Server uncore power counter state.

· class UncoreCounterState

Basic uncore counter state.

· class CoreCounterState

(Logical) core-wide counter state

· class SocketCounterState

Socket-wide counter state.

class SystemCounterState

System-wide counter state.

Macros

- #define INTEL_PCM_VERSION "V2.6 (2013-11-04 13:43:31 +0100 ID=db05e43)"
- #define INTELPCM API

Functions

template < class CounterStateType >
 uint64 getQPIClocks (uint32 port, const CounterStateType & before, const CounterStateType & after)

template < class CounterStateType >

Returns QPI LL clock ticks.

int32 getThermalHeadroom (const CounterStateType &, const CounterStateType &after)

template < class CounterStateType >

uint64 getQPIL0pTxCycles (uint32 port, const CounterStateType &before, const CounterStateType &after)

Returns the number of QPI cycles in power saving half-lane mode.

template < class CounterStateType >

uint64 getQPIL1Cycles (uint32 port, const CounterStateType &before, const CounterStateType &after)

Returns the number of QPI cycles in power saving shutdown mode.

template < class CounterStateType >

double **getNormalizedQPIL0pTxCycles** (uint32 port, const CounterStateType &before, const Counter← StateType &after)

Returns the ratio of QPI cycles in power saving half-lane mode.

 $\bullet \ \ template < {\it class CounterStateType} >$

double **getNormalizedQPIL1Cycles** (uint32 port, const CounterStateType &before, const CounterStateType &after)

Returns the ratio of QPI cycles in power saving shutdown mode.

template < class CounterStateType >

uint64 getDRAMClocks (uint32 channel, const CounterStateType &before, const CounterStateType &after)

Returns DRAM clock ticks.

template < class CounterStateType >

uint64 **getMCCounter** (uint32 channel, uint32 counter, const CounterStateType &before, const Counter ← StateType &after)

Direct read of memory controller PMU counter (counter meaning depends on the programming: power/performance/etc)

template < class CounterStateType >

uint64 getPCUCounter (uint32 counter, const CounterStateType &before, const CounterStateType &after)

Direct read of power control unit PMU counter (counter meaning depends on the programming: power/performance/etc)

template < class CounterStateType >

uint64 getPCUClocks (const CounterStateType &before, const CounterStateType &after)

Returns clock ticks of power control unit.

template < class CounterStateType >

uint64 getConsumedEnergy (const CounterStateType &before, const CounterStateType &after)

Returns energy consumed by processor, exclusing DRAM (measured in internal units)

template < class CounterStateType >

uint64 getDRAMConsumedEnergy (const CounterStateType &before, const CounterStateType &after)

Returns energy consumed by DRAM (measured in internal units)

template < class CounterStateType >

double **getConsumedJoules** (const CounterStateType &before, const CounterStateType &after)

56 File Documentation

Returns Joules consumed by processor (excluding DRAM)

template < class CounterStateType >

double getDRAMConsumedJoules (const CounterStateType &before, const CounterStateType &after)

Returns Joules consumed by DRAM.

• INTELPCM API SystemCounterState getSystemCounterState ()

Reads the counter state of the system.

INTELPCM_API SocketCounterState getSocketCounterState (uint32 socket)

Reads the counter state of a socket.

INTELPCM API CoreCounterState getCoreCounterState (uint32 core)

Reads the counter state of a (logical) core.

template < class CounterStateType >

double getIPC (const CounterStateType &before, const CounterStateType &after)

Computes average number of retired instructions per core cycle (IPC)

template < class CounterStateType >

uint64 getInstructionsRetired (const CounterStateType &before, const CounterStateType &after)

Computes the number of retired instructions.

template < class CounterStateType >

double getExecUsage (const CounterStateType &before, const CounterStateType &after)

Computes average number of retired instructions per time intervall.

template < class CounterStateType >

uint64 getInstructionsRetired (const CounterStateType &now)

Computes the number of retired instructions.

template < class CounterStateType >

uint64 getCycles (const CounterStateType &before, const CounterStateType &after)

Computes the number core clock cycles when signal on a specific core is running (not halted)

template < class CounterStateType >

uint64 getRefCycles (const CounterStateType &before, const CounterStateType &after)

Computes the number of reference clock cycles while clock signal on the core is running.

template < class CounterStateType >

uint64 getCycles (const CounterStateType &now)

Computes the number executed core clock cycles.

double getCoreIPC (const SystemCounterState &before, const SystemCounterState &after)

Computes average number of retired instructions per core cycle for the entire system combining instruction counts from logical cores to corresponding physical cores.

double getTotalExecUsage (const SystemCounterState &before, const SystemCounterState &after)

Computes average number of retired instructions per time intervall for the entire system combining instruction counts from logical cores to corresponding physical cores.

 $\bullet \ \ template {<} class \ CounterStateType >$

double getAverageFrequency (const CounterStateType &before, const CounterStateType &after)

Computes average core frequency also taking Intel Turbo Boost technology into account.

 $\bullet \ \ \text{template}{<} \text{class CounterStateType} >$

double getActiveAverageFrequency (const CounterStateType &before, const CounterStateType &after)

Computes average core frequency when not in powersaving C0-state (also taking Intel Turbo Boost technology into account)

template < class CounterStateType >

double **getRelativeFrequency** (const CounterStateType &before, const CounterStateType &after)

Computes average core frequency also taking Intel Turbo Boost technology into account.

template < class CounterStateType >

double getActiveRelativeFrequency (const CounterStateType &before, const CounterStateType &after)

Computes average core frequency when not in powersaving C0-state (also taking Intel Turbo Boost technology into account)

template < class CounterStateType >

double **getCyclesLostDueL3CacheMisses** (const CounterStateType &before, const CounterStateType &after)

Estimates how many core cycles were potentially lost due to L3 cache misses.

template < class CounterStateType >

double **getCyclesLostDueL2CacheMisses** (const CounterStateType &before, const CounterStateType &after)

Estimates how many core cycles were potentially lost due to missing L2 cache but still hitting L3 cache.

template < class CounterStateType >

double getL2CacheHitRatio (const CounterStateType &before, const CounterStateType &after)

Computes L2 cache hit ratio.

template < class CounterStateType >

double getL3CacheHitRatio (const CounterStateType &before, const CounterStateType &after)

Computes L3 cache hit ratio.

template < class CounterStateType >

uint64 getL3CacheMisses (const CounterStateType &before, const CounterStateType &after)

Computes number of L3 cache misses.

template < class CounterStateType >

uint64 getL2CacheMisses (const CounterStateType &before, const CounterStateType &after)

Computes number of L2 cache misses.

template < class CounterStateType >

uint64 getL2CacheHits (const CounterStateType &before, const CounterStateType &after)

Computes number of L2 cache hits.

template < class CounterStateType >

uint64 getL3CacheHitsNoSnoop (const CounterStateType &before, const CounterStateType &after)

Computes number of L3 cache hits where no snooping in sibling L2 caches had to be done.

template < class CounterStateType >

uint64 getL3CacheHitsSnoop (const CounterStateType &before, const CounterStateType &after)

Computes number of L3 cache hits where snooping in sibling L2 caches had to be done.

template < class CounterStateType >

uint64 getL3CacheHits (const CounterStateType &before, const CounterStateType &after)

Computes total number of L3 cache hits.

template < class CounterStateType >

uint64 getInvariantTSC (const CounterStateType &before, const CounterStateType &after)

Computes number of invariant time stamp counter ticks.

template < class CounterStateType >

double **getCoreCStateResidency** (int state, const CounterStateType &before, const CounterStateType &after)

Computes residency in the core C-state.

template < class CounterStateType >

double **getPackageCStateResidency** (int state, const CounterStateType &before, const CounterStateType &after)

Computes residency in the package C-state.

 $\bullet \ \ template\!<\!class\ CounterStateType>$

uint64 getBytesReadFromMC (const CounterStateType &before, const CounterStateType &after)

Computes number of bytes read from DRAM memory controllers.

template < class CounterStateType >

uint64 getBytesWrittenToMC (const CounterStateType &before, const CounterStateType &after)

Computes number of bytes written to DRAM memory controllers.

template < class CounterStateType >

uint64 **getNumberOfCustomEvents** (int32 eventCounterNr, const CounterStateType &before, const CounterStateType &after)

Returns the number of occured custom core events.

uint64 getIncomingQPILinkBytes (uint32 socketNr, uint32 linkNr, const SystemCounterState &before, const SystemCounterState &after)

Get estimation of QPI data traffic per incoming QPI link.

58 File Documentation

double getIncomingQPILinkUtilization (uint32 socketNr, uint32 linkNr, const SystemCounterState &before, const SystemCounterState &after)

Get data utilization of incoming QPI link (0..1)

double getOutgoingQPILinkUtilization (uint32 socketNr, uint32 linkNr, const SystemCounterState &before, const SystemCounterState &after)

Get utilization of outgoing QPI link (0..1)

uint64 getOutgoingQPILinkBytes (uint32 socketNr, uint32 linkNr, const SystemCounterState &before, const SystemCounterState &after)

Get estimation of QPI (data+nondata) traffic per outgoing QPI link.

uint64 getAllIncomingQPILinkBytes (const SystemCounterState &before, const SystemCounterState &after)

Get estimation of total QPI data traffic.

uint64 getAllOutgoingQPlLinkBytes (const SystemCounterState &before, const SystemCounterState &after)

Get estimation of total QPI data+nondata traffic.

uint64 getIncomingQPILinkBytes (uint32 socketNr, uint32 linkNr, const SystemCounterState &now)

Return current value of the counter of QPI data traffic per incoming QPI link.

uint64 getSocketIncomingQPILinkBytes (uint32 socketNr, const SystemCounterState &now)

Get estimation of total QPI data traffic for this socket.

uint64 getAllIncomingQPILinkBytes (const SystemCounterState &now)

Get estimation of Socket QPI data traffic.

double getQPItoMCTrafficRatio (const SystemCounterState &before, const SystemCounterState &after)

Get QPI data to Memory Controller traffic ratio.

• uint64 getNumberOfEvents (PCleCounterState before, PCleCounterState after)

Returns the raw count of PCIe events.

5.3.1 Detailed Description

Main CPU counters header.

Include this header file if you want to access CPU counters (core and uncore - including memory controller chips and QPI)

5.3.2 Function Documentation

5.3.2.1 template < class CounterStateType > double getActiveAverageFrequency (const CounterStateType & before, const CounterStateType & after)

Computes average core frequency when not in powersaving C0-state (also taking Intel Turbo Boost technology into account)

Parameters

before	CPU counter state before the experiment
after	CPU counter state after the experiment

Returns

frequency in Hz

References PCM::getInstance(), and PCM::getNominalFrequency().

 $5.3.2.2 \quad template < class \ Counter State Type > double \ get Active Relative Frequency \ (\ const \ Counter State Type \& \ \textit{before}, \ const \ Counter State Type \& \ \textit{after} \)$

Computes average core frequency when not in powersaving C0-state (also taking Intel Turbo Boost technology into account)

60 File Documentation

Parameters

before	CPU counter state before the experiment
after	CPU counter state after the experiment

Returns

Fraction of nominal frequency (if >1.0 then Turbo was working during the measurement)

5.3.2.3 uint64 getAllIncomingQPILinkBytes (const SystemCounterState & before, const SystemCounterState & after)
[inline]

Get estimation of total QPI data traffic.

Returns an estimation of number of data bytes transferred to all sockets over all Intel(r) Quick Path Interconnect links

Parameters

before	System CPU counter state before the experiment
after	System CPU counter state after the experiment

Returns

Number of bytes

References getIncomingQPILinkBytes(), PCM::getInstance(), PCM::getNumSockets(), and PCM::getQPILinksPer Socket().

Referenced by getQPItoMCTrafficRatio().

5.3.2.4 uint64 getAllIncomingQPILinkBytes (const SystemCounterState & now) [inline]

Get estimation of Socket QPI data traffic.

Returns an estimation of number of data bytes transferred to all sockets over all Intel(r) Quick Path Interconnect links

Parameters

now	System CPU counter state

Returns

Number of bytes

References PCM::getInstance(), PCM::getNumSockets(), and getSocketIncomingQPILinkBytes().

5.3.2.5 uint64 getAllOutgoingQPILinkBytes (const SystemCounterState & before, const SystemCounterState & after)
[inline]

Get estimation of total QPI data+nondata traffic.

Returns an estimation of number of data and non-data bytes transferred from all sockets over all Intel(r) Quick Path Interconnect links

Parameters

before	System CPU counter state before the experiment
after	System CPU counter state after the experiment

Returns

Number of bytes

References PCM::getInstance(), PCM::getNumSockets(), getOutgoingQPILinkBytes(), and PCM::getQPILinksPer← Socket().

5.3.2.6 template < class CounterStateType > double getAverageFrequency (const CounterStateType & before, const CounterStateType & after)

Computes average core frequency also taking Intel Turbo Boost technology into account.

Parameters

before	CPU counter state before the experiment
after	CPU counter state after the experiment

Returns

frequency in Hz

References PCM::getInstance(), and PCM::getNominalFrequency().

5.3.2.7 template < class CounterStateType > uint64 getBytesReadFromMC (const CounterStateType & before, const CounterStateType & after)

Computes number of bytes read from DRAM memory controllers.

Parameters

before	CPU counter state before the experiment
after	CPU counter state after the experiment

Returns

Number of bytes

Referenced by getQPItoMCTrafficRatio().

5.3.2.8 template < class CounterStateType > uint64 getBytesWrittenToMC (const CounterStateType & before, const CounterStateType & after)

Computes number of bytes written to DRAM memory controllers.

Parameters

before	CPU counter state before the experiment
after	CPU counter state after the experiment

Returns

Number of bytes

Referenced by getQPItoMCTrafficRatio().

File Documentation

5.3.2.9 template < class CounterStateType > uint64 getConsumedEnergy (const CounterStateType & before, const CounterStateType & after)

Returns energy consumed by processor, exclusing DRAM (measured in internal units)

Parameters

before	CPU counter state before the experiment
after	CPU counter state after the experiment

Referenced by getConsumedJoules().

5.3.2.10 template < class CounterStateType > double getConsumedJoules (const CounterStateType & before, const CounterStateType & after)

Returns Joules consumed by processor (excluding DRAM)

Parameters

before	CPU counter state before the experiment
after	CPU counter state after the experiment

References getConsumedEnergy(), PCM::getInstance(), and PCM::getJoulesPerEnergyUnit().

5.3.2.11 INTELPCM_API CoreCounterState getCoreCounterState (uint32 core)

Reads the counter state of a (logical) core.

Helper function. Uses PCM (p. 28) object to access counters.

Parameters

core	core id
------	---------

Returns

State of counters in the core

References PCM::getCoreCounterState(), and PCM::getInstance().

5.3.2.12 template < class CounterStateType > double getCoreCStateResidency (int *state*, const CounterStateType & *before*, const CounterStateType & *after*) [inline]

Computes residency in the core C-state.

Parameters

state	C-state
before	CPU counter state before the experiment
after	CPU counter state after the experiment

Returns

residence ratio (0..1): 0 - 0%, 1.0 - 100%

 $\label{eq:conditional_relation} References \ \ PCM:: getInstance(), \ \ getInvariantTSC(), \ \ getRefCycles(), \ \ and \ \ PCM:: isCoreCStateResidency \ \ \\ Supported().$

5.3.2.13 double getCorelPC (const SystemCounterState & before, const SystemCounterState & after) [inline]

Computes average number of retired instructions per core cycle for the entire system combining instruction counts from logical cores to corresponding physical cores.

Use this metric to evaluate IPC improvement between SMT(Hyperthreading) on and SMT off.

Parameters

before	CPU counter state before the experiment
after	CPU counter state after the experiment

Returns

IPC

References PCM::getInstance(), getIPC(), and PCM::getThreadsPerCore().

5.3.2.14 template < class CounterStateType > uint64 getCycles (const CounterStateType & before, const CounterStateType & after)

Computes the number core clock cycles when signal on a specific core is running (not halted)

Returns number of used cycles (halted cyles are not counted). The counter does not advance in the following conditions:

- an ACPI C-state is other than C0 for normal operation
- HLT
- · STPCLK+ pin is asserted
- · being throttled by TM1
- · during the frequency switching phase of a performance state transition

The performance counter for this event counts across performance state transitions using different core clock frequencies

Parameters

before	CPU counter state before the experiment
after	CPU counter state after the experiment

Returns

number core clock cycles

 $5.3.2.15 \quad template < class \ CounterStateType > uint64 \ getCycles \ (\ const \ CounterStateType \ \& \ now \)$

Computes the number executed core clock cycles.

Returns number of used cycles (halted cyles are not counted).

Parameters

now	Current CPU counter state
-----	---------------------------

Returns

number core clock cycles

5.3.2.16 template < class CounterStateType > double getCyclesLostDueL2CacheMisses (const CounterStateType & before, const CounterStateType & after)

Estimates how many core cycles were potentially lost due to missing L2 cache but still hitting L3 cache.

Parameters

before	CPU counter state before the experiment
after	CPU counter state after the experiment

Warning

Works only in the DEFAULT_EVENTS programming mode (see program() method) Currently not supported on Intel(R) Atom(tm) processor

Returns

ratio that is usually beetween 0 and 1; in some cases could be >1.0 due to a lower access latency estimation

References PCM::getCPUModel(), and PCM::getInstance().

5.3.2.17 template < class CounterStateType > double getCyclesLostDueL3CacheMisses (const CounterStateType & before, const CounterStateType & after)

Estimates how many core cycles were potentially lost due to L3 cache misses.

Parameters

before	CPU counter state before the experiment
after	CPU counter state after the experiment

Warning

Works only in the DEFAULT_EVENTS programming mode (see program() method)

Returns

ratio that is usually beetween 0 and 1; in some cases could be >1.0 due to a lower memory latency estimation

References PCM::getCPUModel(), and PCM::getInstance().

5.3.2.18 template < class CounterStateType > uint64 getDRAMClocks (uint32 channel, const CounterStateType & before, const CounterStateType & after)

Returns DRAM clock ticks.

Parameters

channel	DRAM channel number
before	CPU counter state before the experiment
after	CPU counter state after the experiment

5.3.2.19 template < class CounterStateType > uint64 getDRAMConsumedEnergy (const CounterStateType & before, const CounterStateType & after)

Returns energy consumed by DRAM (measured in internal units)

Parameters

before	CPU counter state before the experiment
after	CPU counter state after the experiment

Referenced by getDRAMConsumedJoules().

5.3.2.20 template < class CounterStateType > double getDRAMConsumedJoules (const CounterStateType & before, const CounterStateType & after)

Returns Joules consumed by DRAM.

Parameters

before	CPU counter state before the experiment
after	CPU counter state after the experiment

References getDRAMConsumedEnergy(), PCM::getInstance(), and PCM::getJoulesPerEnergyUnit().

5.3.2.21 template < class CounterStateType > double getExecUsage (const CounterStateType & before, const CounterStateType & after)

Computes average number of retired instructions per time intervall.

Parameters

before	CPU counter state before the experiment
after	CPU counter state after the experiment

Returns

usage

Referenced by getTotalExecUsage().

5.3.2.22 uint64 getIncomingQPILinkBytes (uint32 socketNr, uint32 linkNr, const SystemCounterState & before, const SystemCounterState & after) [inline]

Get estimation of QPI data traffic per incoming QPI link.

Returns an estimation of number of data bytes transferred to a socket over Intel(r) Quick Path Interconnect Parameters

socketNr	socket identifier
linkNr	linkNr
before	System CPU counter state before the experiment
after	System CPU counter state after the experiment

Returns

Number of bytes

Referenced by getAllIncomingQPILinkBytes(), getIncomingQPILinkUtilization(), and getSocketIncomingQPILinkGytes().

5.3.2.23 uint64 getIncomingQPILinkBytes (uint32 socketNr, uint32 linkNr, const SystemCounterState & now)
[inline]

Return current value of the counter of QPI data traffic per incoming QPI link.

Returns the number of incoming data bytes to a socket over Intel(r) Quick Path Interconnect

Parameters

socketNr	socket identifier
linkNr	linkNr
now	Current System CPU counter state

Returns

Number of bytes

5.3.2.24 double getIncomingQPILinkUtilization (uint32 socketNr, uint32 linkNr, const SystemCounterState & before, const SystemCounterState & after) [inline]

Get data utilization of incoming QPI link (0..1)

Returns an estimation of utilization of QPI link by data traffic transferred to a socket over Intel(r) Quick Path Interconnect

Parameters

socketNr	socket identifier
linkNr	linkNr
before	System CPU counter state before the experiment
after	System CPU counter state after the experiment

Returns

utilization (0..1)

References getIncomingQPILinkBytes(), PCM::getInstance(), getInvariantTSC(), PCM::getNominalFrequency(), PCM::getNumCores(), and PCM::getQPILinkSpeed().

5.3.2.25 template < class CounterStateType > uint64 getInstructionsRetired (const CounterStateType & before, const CounterStateType & after)

Computes the number of retired instructions.

Parameters

before	CPU counter state before the experiment
after	CPU counter state after the experiment

Returns

number of retired instructions

5.3.2.26 template < class CounterStateType > uint64 getInstructionsRetired (const CounterStateType & now)

Computes the number of retired instructions.

Parameters

now Current CPU counter state	
-------------------------------	--

Returns

number of retired instructions

5.3.2.27 template < class CounterStateType > uint64 getInvariantTSC (const CounterStateType & before, const CounterStateType & after)

Computes number of invariant time stamp counter ticks.

This counter counts irrespectively of C-, P- or T-states

Parameters

before	CPU counter state before the experiment
after	CPU counter state after the experiment

Returns

number of time stamp counter ticks

Referenced by getCoreCStateResidency(), getIncomingQPILinkUtilization(), getOutgoingQPILinkBytes(), get CoutgoingQPILinkUtilization(), getPackageCStateResidency(), and PCM::getTickCount().

5.3.2.28 template < class CounterStateType > double getIPC (const CounterStateType & before, const CounterStateType & after)

Computes average number of retired instructions per core cycle (IPC)

Parameters

before	CPU counter state before the experiment
after	CPU counter state after the experiment

Returns

IPC

Referenced by getCoreIPC().

5.3.2.29 template < class CounterStateType > double getL2CacheHitRatio (const CounterStateType & before, const CounterStateType & after)

Computes L2 cache hit ratio.

Parameters

before	CPU counter state before the experiment
after	CPU counter state after the experiment

Warning

Works only in the DEFAULT EVENTS programming mode (see program() method)

Returns

value between 0 and 1

References PCM::getCPUModel(), and PCM::getInstance().

5.3.2.30 template < class CounterStateType > uint64 getL2CacheHits (const CounterStateType & before, const CounterStateType & after)

Computes number of L2 cache hits.

Parameters

before	CPU counter state before the experiment
after	CPU counter state after the experiment

Warning

Works only in the DEFAULT_EVENTS programming mode (see program() method)

Returns

number of hits

References PCM::getCPUModel(), and PCM::getInstance().

5.3.2.31 template < class CounterStateType > uint64 getL2CacheMisses (const CounterStateType & before, const CounterStateType & after)

Computes number of L2 cache misses.

Parameters

before	CPU counter state before the experiment
after	CPU counter state after the experiment

Warning

Works only in the DEFAULT_EVENTS programming mode (see program() method)

Returns

number of misses

References PCM::getCPUModel(), and PCM::getInstance().

5.3.2.32 template < class CounterStateType > double getL3CacheHitRatio (const CounterStateType & before, const CounterStateType & after)

Computes L3 cache hit ratio.

Parameters

before	CPU counter state before the experiment
after	CPU counter state after the experiment

Warning

Works only in the DEFAULT_EVENTS programming mode (see program() method)

Returns

value between 0 and 1

References PCM::getCPUModel(), and PCM::getInstance().

5.3.2.33 template < class CounterStateType > uint64 getL3CacheHits (const CounterStateType & before, const CounterStateType & after)

Computes total number of L3 cache hits.

Parameters

before	CPU counter state before the experiment
after	CPU counter state after the experiment

Warning

Works only in the DEFAULT_EVENTS programming mode (see program() method)

Returns

number of hits

References PCM::getCPUModel(), PCM::getInstance(), getL3CacheHitsNoSnoop(), and getL3CacheHitsSnoop().

5.3.2.34 template < class CounterStateType > uint64 getL3CacheHitsNoSnoop (const CounterStateType & before, const CounterStateType & after)

Computes number of L3 cache hits where no snooping in sibling L2 caches had to be done.

Parameters

before	CPU counter state before the experiment
after	CPU counter state after the experiment

Warning

Works only in the DEFAULT_EVENTS programming mode (see program() method)

Returns

number of hits

References PCM::getCPUModel(), and PCM::getInstance().

Referenced by getL3CacheHits().

5.3.2.35 template < class CounterStateType > uint64 getL3CacheHitsSnoop (const CounterStateType & before, const CounterStateType & after)

Computes number of L3 cache hits where snooping in sibling L2 caches had to be done.

Parameters

before	CPU counter state before the experiment
after	CPU counter state after the experiment

Warning

Works only in the DEFAULT_EVENTS programming mode (see program() method)

Returns

number of hits

References PCM::getCPUModel(), and PCM::getInstance().

Referenced by getL3CacheHits().

 $\begin{tabular}{lll} 5.3.2.36 & template < class CounterStateType > uint64 getL3CacheMisses (const CounterStateType & before, const CounterStateType & after) \end{tabular}$

Computes number of L3 cache misses.

Parameters

before	CPU counter state before the experiment
after	CPU counter state after the experiment

Warning

Works only in the DEFAULT_EVENTS programming mode (see program() method)

Returns

number of misses

References PCM::getCPUModel(), and PCM::getInstance().

5.3.2.37 template < class CounterStateType > uint64 getMCCounter (uint32 channel, uint32 counter, const CounterStateType & before, const CounterStateType & after)

Direct read of memory controller PMU counter (counter meaning depends on the programming: power/performance/etc)

Parameters

counter	counter number
channel	channel number
before	CPU counter state before the experiment
after	CPU counter state after the experiment

5.3.2.38 template < class CounterStateType > double getNormalizedQPIL0pTxCycles (uint32 port, const CounterStateType & before, const CounterStateType & after)

Returns the ratio of QPI cycles in power saving half-lane mode.

Parameters

port	QPI port number
before	CPU counter state before the experiment
after	CPU counter state after the experiment

Returns

0..1 - ratio of QPI cycles in power saving half-lane mode

References getQPIClocks(), and getQPIL0pTxCycles().

5.3.2.39 template < class CounterStateType > double getNormalizedQPIL1Cycles (uint32 port, const CounterStateType & before, const CounterStateType & after)

Returns the ratio of QPI cycles in power saving shutdown mode.

Parameters

port	QPI port number
before	CPU counter state before the experiment

after	CPU counter state after the experiment
-------	--

Returns

0..1 - ratio of QPI cycles in power saving shutdown mode

References getQPIClocks(), and getQPIL1Cycles().

5.3.2.40 template < class CounterStateType > uint64 getNumberOfCustomEvents (int32 eventCounterNr, const CounterStateType & before, const CounterStateType & after)

Returns the number of occured custom core events.

Read number of events programmed with the CUSTOM_CORE_EVENTS

Parameters

eventCounterNr	Event/counter number (value from 0 to 3)
before	CPU counter state before the experiment
after	CPU counter state after the experiment

Returns

Number of bytes

5.3.2.41 uint64 getNumberOfEvents (PCleCounterState before, PCleCounterState after) [inline]

Returns the raw count of PCIe events.

Parameters

before	PCIe counter state before the experiment
after	PCIe counter state after the experiment

5.3.2.42 uint64 getOutgoingQPlLinkBytes (uint32 socketNr, uint32 linkNr, const SystemCounterState & before, const SystemCounterState & after) [inline]

Get estimation of QPI (data+nondata) traffic per outgoing QPI link.

Returns an estimation of number of data bytes transferred from a socket over Intel(r) Quick Path Interconnect

Parameters

socketNr	socket identifier
linkNr	linkNr
before	System CPU counter state before the experiment
after	System CPU counter state after the experiment

Returns

Number of bytes

References PCM::getInstance(), getInvariantTSC(), PCM::getNominalFrequency(), PCM::getNumCores(), get OutgoingQPILinkUtilization(), and PCM::getQPILinkSpeed().

Referenced by getAllOutgoingQPILinkBytes().

5.3.2.43 double getOutgoingQPILinkUtilization (uint32 socketNr, uint32 linkNr, const SystemCounterState & before, const SystemCounterState & after) [inline]

Get utilization of outgoing QPI link (0..1)

Returns an estimation of utilization of QPI link by (data+nondata) traffic transferred from a socket over Intel(r) Quick Path Interconnect

Parameters

socketNr	socket identifier
linkNr	linkNr
before	System CPU counter state before the experiment
after	System CPU counter state after the experiment

Returns

utilization (0..1)

References PCM::getInstance(), getInvariantTSC(), PCM::getNominalFrequency(), PCM::getNumCores(), and $P \leftarrow CM::getQPILinkSpeed()$.

Referenced by getOutgoingQPILinkBytes().

5.3.2.44 template < class CounterStateType > double getPackageCStateResidency (int *state*, const CounterStateType & *before*, const CounterStateType & *after*) [inline]

Computes residency in the package C-state.

Parameters

state	C-state
before	CPU counter state before the experiment
after	CPU counter state after the experiment

Returns

residence ratio (0..1): 0 - 0%, 1.0 - 100%

References getInvariantTSC().

 $\hbox{5.3.2.45 template$<$ class CounterStateType $$ \textit{before}$, const CounterStateType $$ \textit{before}$, const CounterStateType $$ \textit{after}$) }$

Returns clock ticks of power control unit.

Parameters

before	CPU counter state before the experiment
after	CPU counter state after the experiment

References getPCUCounter().

5.3.2.46 template < class CounterStateType > uint64 getPCUCounter (uint32 counter, const CounterStateType & before, const CounterStateType & after)

Direct read of power control unit PMU counter (counter meaning depends on the programming: power/performance/etc)

Parameters

counter	counter number
before	CPU counter state before the experiment
after	CPU counter state after the experiment

Referenced by getPCUClocks().

5.3.2.47 template < class CounterStateType > uint64 getQPIClocks (uint32 port, const CounterStateType & before, const CounterStateType & after)

Returns QPI LL clock ticks.

Parameters

port	QPI port number
before	CPU counter state before the experiment
after	CPU counter state after the experiment

Referenced by getNormalizedQPIL0pTxCycles(), and getNormalizedQPIL1Cycles().

5.3.2.48 template < class CounterStateType > uint64 getQPIL0pTxCycles (uint32 port, const CounterStateType & before, const CounterStateType & after)

Returns the number of QPI cycles in power saving half-lane mode.

Parameters

port	QPI port number
before	CPU counter state before the experiment
after	CPU counter state after the experiment

Referenced by getNormalizedQPIL0pTxCycles().

5.3.2.49 template < class CounterStateType > uint64 getQPIL1Cycles (uint32 port, const CounterStateType & before, const CounterStateType & after)

Returns the number of QPI cycles in power saving shutdown mode.

Parameters

port	QPI port number
before	CPU counter state before the experiment
after	CPU counter state after the experiment

Referenced by getNormalizedQPIL1Cycles().

5.3.2.50 double getQPltoMCTrafficRatio (const SystemCounterState & before, const SystemCounterState & after)
[inline]

Get QPI data to Memory Controller traffic ratio.

Ideally for NUMA-optmized programs the ratio should be close to 0.

Parameters

before	System CPU counter state before the experiment
--------	--

after	System CPU counter state after the experiment

Returns

Ratio

References getAllIncomingQPILinkBytes(), getBytesReadFromMC(), and getBytesWrittenToMC().

5.3.2.51 template < class CounterStateType > uint64 getRefCycles (const CounterStateType & before, const CounterStateType & after)

Computes the number of reference clock cycles while clock signal on the core is running.

The reference clock operates at a fixed frequency, irrespective of core frequency changes due to performance state transitions. See Intel(r) Software Developer's Manual for more details

Parameters

before	CPU counter state before the experiment
after	CPU counter state after the experiment

Returns

number core clock cycles

Referenced by getCoreCStateResidency().

5.3.2.52 template < class CounterStateType > double getRelativeFrequency (const CounterStateType & before, const CounterStateType & after)

Computes average core frequency also taking Intel Turbo Boost technology into account.

Parameters

before	CPU counter state before the experiment
after	CPU counter state after the experiment

Returns

Fraction of nominal frequency

5.3.2.53 INTELPCM_API SocketCounterState getSocketCounterState (uint32 socket)

Reads the counter state of a socket.

Helper function. Uses PCM (p. 28) object to access counters.

Parameters

socket	socket id

Returns

State of counters in the socket

 $References\ PCM::getInstance(),\ and\ PCM::getSocketCounterState().$

5.3.2.54 uint64 getSocketIncomingQPILinkBytes (uint32 socketNr, const SystemCounterState & now) [inline]

Get estimation of total QPI data traffic for this socket.

Returns an estimation of number of bytes transferred to this sockets over all Intel(r) Quick Path Interconnect links on this socket

Parameters

before	System CPU counter state before the experiment
after	System CPU counter state after the experiment

Returns

Number of bytes

References getIncomingQPILinkBytes(), PCM::getInstance(), and PCM::getQPILinksPerSocket().

Referenced by getAllIncomingQPILinkBytes().

5.3.2.55 INTELPCM_API SystemCounterState getSystemCounterState ()

Reads the counter state of the system.

Helper function. Uses PCM (p. 28) object to access counters.

System consists of several sockets (CPUs). Socket has a CPU in it. Socket (CPU) consists of several (logical) cores.

Returns

State of counters in the entire system

References PCM::getInstance(), and PCM::getSystemCounterState().

5.3.2.56 double getTotalExecUsage (const SystemCounterState & before, const SystemCounterState & after)

Computes average number of retired instructions per time intervall for the entire system combining instruction counts from logical cores to corresponding physical cores.

Use this metric to evaluate cores utilization improvement between SMT(Hyperthreading) on and SMT off.

Parameters

before	CPU counter state before the experiment
after	CPU counter state after the experiment

Returns

usage

References getExecUsage(), PCM::getInstance(), and PCM::getThreadsPerCore().

5.4 cpucounterstest.cpp File Reference

Example of using CPU counters: implements a simple performance counter monitoring utility.

5.5 msr.h File Reference 79

```
#include <iostream>
#include <unistd.h>
#include <signal.h>
#include <math.h>
#include <iomanip>
#include <stdlib.h>
#include <stdio.h>
#include <string.h>
#include <string>
#include <assert.h>
#include "cpucounters.h"
#include "utils.h"
```

Macros

- #define HACK_TO_REMOVE_DUPLICATE_ERROR
- #define SIZE (10000000)
- #define DELAY 1

Functions

- template < class IntType >
 double float_format (IntType n)
- std::string temp_format (int32 t)
- void print_help (char *prog_name)
- void print_output (PCM *m, const std::vector < CoreCounterState > &cstates1, const std::vector < CoreCounterState > &cstates2, const std::vector < SocketCounterState > &sktstate1, const std::vector < SocketCounterState > &sktstate2, const SystemCounterState &sstate1, const SystemCounterState &sstate2, const int cpu_model, const bool show_core_output, const bool show_socket_output, const bool show_system_output)
- void print_csv (PCM *m, const std::vector< CoreCounterState > &cstates1, const std::vector< CoreCounterState > &cstates2, const std::vector< SocketCounterState > &sktstate1, const std::vector< SocketCounterState > &sktstate2, const SystemCounterState &sstate1, const SystemCounterState &sstate2, const int cpu_model, const bool show_core_output, const bool show_socket_output, const bool show_system_output)
- int main (int argc, char *argv[])

5.4.1 Detailed Description

Example of using CPU counters: implements a simple performance counter monitoring utility.

5.5 msr.h File Reference

Low level interface to access hardware model specific registers.

```
#include "types.h"
```

Classes

· class MsrHandle

5.5.1 Detailed Description

Low level interface to access hardware model specific registers.

Implemented and tested for Linux and 64-bit Windows 7

5.6 pci.h File Reference

Low level interface to access PCI configuration space.

```
#include "types.h"
#include <unistd.h>
```

Classes

- · class PciHandle
- · class PciHandleM
- · class PciHandleMM

Macros

- #define PCM_USE_PCI_MM_LINUX
- #define PciHandleM PciHandleMM

5.6.1 Detailed Description

Low level interface to access PCI configuration space.

5.7 pcm-memory.cpp File Reference

Example of using CPU counters: implements a performance counter monitoring utility for memory controller channels.

```
#include <iostream>
#include <unistd.h>
#include <signal.h>
#include <math.h>
#include <iomanip>
#include <stdlib.h>
#include <stdlib.h>
#include <string.h>
#include <string>
#include <assert.h>
#include "cpucounters.h"
#include "utils.h"
```

Macros

- #define HACK TO REMOVE DUPLICATE ERROR
- #define READ 0
- #define WRITE 1
- #define PARTIAL 2

Functions

- void print_help (char *prog_name)
- void **display_bandwidth** (float *iMC_Rd_socket_chan, float *iMC_Wr_socket_chan, float *iMC_Rd_socket, float *iMC_Wr_socket, uint32 numSockets, uint32 num_imc_channels, uint64 *partial_write)
- void calculate_bandwidth (PCM *m, const ServerUncorePowerState uncState1[], const ServerUncore
 — PowerState uncState2[], uint64 elapsedTime)
- int main (int argc, char *argv[])

Variables

- const uint32 max sockets = 4
- const uint32 max imc channels = 8

5.7.1 Detailed Description

Example of using CPU counters: implements a performance counter monitoring utility for memory controller channels

5.8 pcm-numa.cpp File Reference

Example of using CPU counters: implements a performance counter monitoring utility for NUMA (remote and local memory accesses counting). Example for programming offcore response events.

```
#include <iostream>
#include <unistd.h>
#include <signal.h>
#include <math.h>
#include <iomanip>
#include <stdlib.h>
#include <stdlib.h>
#include <string.h>
#include <string>
#include <assert.h>
#include "cpucounters.h"
#include "utils.h"
#include <vector>
```

Functions

- void **print_usage** (const char *progname)
- template < class StateType >
 void print_stats (const StateType &BeforeState, const StateType &AfterState, bool csv)
- int main (int argc, char *argv[])

5.8.1 Detailed Description

Example of using CPU counters: implements a performance counter monitoring utility for NUMA (remote and local memory accesses counting). Example for programming offcore response events.

5.9 pcm-pcie.cpp File Reference

Example of using uncore CBo counters: implements a performance counter monitoring utility for monitoring PCle bandwidth.

```
#include <iostream>
#include <unistd.h>
#include <signal.h>
#include <math.h>
#include <iomanip>
#include <stdlib.h>
#include <stdio.h>
#include <string.h>
#include <string>
#include <assert.h>
#include "cpucounters.h"
#include "utils.h"
```

Classes

struct PCleEvents_t

Macros

- #define HACK TO REMOVE DUPLICATE ERROR
- #define NUM_SAMPLES (1)

Functions

- void getPCleEvents (PCM *m, PCM::PCleEventCode opcode, uint32 delay_ms, PCleEvents_t *sample)
- void print_events ()
- void **print_usage** (const char *progname)
- int main (int argc, char *argv[])

Variables

- PCleEvents_t aggregate_sample
- uint32 num_events = (sizeof(PCleEvents_t)/sizeof(uint64))
- const uint32 max sockets = 4

5.9.1 Detailed Description

Example of using uncore CBo counters: implements a performance counter monitoring utility for monitoring PCle bandwidth.

5.10 pcm-sensor.cpp File Reference

Example of using CPU counters: implements a graphical plugin for KDE ksysguard.

```
#include <iostream>
#include <string>
#include <sstream>
#include "cpuasynchcounter.h"
```

Macros

- #define HACK TO REMOVE DUPLICATE ERROR
- #define OUTPUT CORE METRIC(name, function)
- #define OUTPUT_SOCKET_METRIC(name, function)
- #define OUTPUT_SYSTEM_METRIC(name, function)

Functions

• int main ()

5.10.1 Detailed Description

Example of using CPU counters: implements a graphical plugin for KDE ksysguard.

5.10.2 Macro Definition Documentation

```
5.10.2.1 #define OUTPUT_CORE_METRIC( name, function )
```

Value:

5.10.2.2 #define OUTPUT_SOCKET_METRIC(name, function)

Value:

5.10.2.3 #define OUTPUT_SYSTEM_METRIC(name, function)

Value:

5.11 pcm-tsx.cpp File Reference

Example of using CPU counters: implements a performance counter monitoring utility for Intel Transactional Synchronization Extensions.

```
#include <iostream>
#include <unistd.h>
#include <signal.h>
#include <math.h>
#include <iomanip>
#include <stdlib.h>
#include <stdlib.h>
#include <string.h>
#include <string>
#include <string>
#include <counters.h"
#include "utils.h"
#include <vector>
```

Classes

struct TSXEvent

Functions

- void print_usage (const char *progname)
- template<class StateType >
 void print_basic_stats (const StateType &BeforeState, const StateType &AfterState, bool csv)
- template<class StateType >
 void print_custom_stats (const StateType &BeforeState, const StateType &AfterState, bool csv)
- int findEvent (const char *name)
- int main (int argc, char *argv[])

Variables

TSXEvent eventDefinition []

5.11.1 Detailed Description

Example of using CPU counters: implements a performance counter monitoring utility for Intel Transactional Synchronization Extensions.

5.12 realtime.cpp File Reference

Two use-cases: realtime data structure performance analysis and memory-bandwidth aware scheduling.

```
#include "cpucounters.h"
#include "cpuasynchcounter.h"
#include <iostream>
#include <list>
#include <vector>
#include <algorithm>
#include <sys/time.h>
```

Classes

• struct T

Functions

- double my_timestamp ()
- long long int fib (long long int num)
- void CPU_intensive_task ()
- template<class DS >

void Memory_intensive_task (DS &ds)

- double currentMemoryBandwidth ()
- template < class DS > void measure (DS &ds, size_t repeat, size_t nelements)
- int main (int argc, char *argv[])

Variables

- SystemCounterState before_sstate
- · SystemCounterState after_sstate
- · double before time
- · double after_time
- · AsynchronCounterState counters
- long long int **all_fib** = 0

5.12.1 Detailed Description

Two use-cases: realtime data structure performance analysis and memory-bandwidth aware scheduling.

5.13 types.h File Reference

Internal type and constant definitions.

```
#include <iostream>
#include <istream>
#include <sstream>
#include <iomanip>
```

Classes

- struct EventSelectRegister
- struct FixedEventControlRegister
- struct UncoreEventSelectRegister
- struct BecktonUncorePMUZDPCTLFVCRegister
- struct BecktonUncorePMUCNTCTLRegister
- struct MCFGRecord
- struct MCFGHeader

Macros

- #define COMPILE FOR WINDOWS 7
- #define INST_RETIRED_ANY_ADDR (0x309)
- #define CPU_CLK_UNHALTED_THREAD_ADDR (0x30A)
- #define CPU CLK UNHALTED REF ADDR (0x30B)
- #define IA32 CR PERF GLOBAL CTRL (0x38F)
- #define IA32 CR FIXED CTR CTRL (0x38D)
- #define IA32 PERFEVTSEL0 ADDR (0x186)
- #define IA32_PERFEVTSEL1_ADDR (IA32_PERFEVTSEL0_ADDR + 1)
- #define IA32_PERFEVTSEL2_ADDR (IA32_PERFEVTSEL0_ADDR + 2)
- #define IA32 PERFEVTSEL3 ADDR (IA32 PERFEVTSEL0 ADDR + 3)
- #define PERF_MAX_COUNTERS (7)
- #define IA32 DEBUGCTL (0x1D9)
- #define IA32 PMC0 (0xC1)
- #define IA32_PMC1 (0xC1 + 1)
- #define IA32 PMC2 (0xC1 + 2)
- #define IA32 PMC3 (0xC1 + 3)
- #define MSR OFFCORE RSP0 (0x1A6)
- #define MSR_OFFCORE_RSP1 (0x1A7)
- #define PLATFORM_INFO_ADDR (0xCE)
- #define IA32_TIME_STAMP_COUNTER (0x10)
- #define MEM LOAD RETIRED L3 MISS EVTNR (0xCB)
- #define MEM LOAD RETIRED L3 MISS UMASK (0x10)
- #define MEM_LOAD_RETIRED_L3_UNSHAREDHIT_EVTNR (0xCB)
- #define MEM LOAD RETIRED L3 UNSHAREDHIT UMASK (0x04)
- #define MEM_LOAD_RETIRED_L2_HITM_EVTNR (0xCB)
- #define MEM LOAD RETIRED L2 HITM UMASK (0x08)
- #define MEM LOAD RETIRED L2 HIT EVTNR (0xCB)
- #define MEM_LOAD_RETIRED_L2_HIT_UMASK (0x02)
- #define MEM_LOAD_UOPS_MISC_RETIRED_LLC_MISS_EVTNR (0xD4)
- #define MEM_LOAD_UOPS_MISC_RETIRED_LLC_MISS_UMASK (0x02)
- #define MEM LOAD UOPS LLC HIT RETIRED XSNP NONE EVTNR (0xD2)
- #define MEM_LOAD_UOPS_LLC_HIT_RETIRED_XSNP_NONE_UMASK (0x08)
- #define MEM_LOAD_UOPS_LLC_HIT_RETIRED_XSNP_HITM_EVTNR (0xD2)
- #define MEM_LOAD_UOPS_LLC_HIT_RETIRED_XSNP_HITM_UMASK (0x04)
- #define MEM_LOAD_UOPS_LLC_HIT_RETIRED_XSNP_EVTNR (0xD2)
- #define MEM LOAD UOPS LLC HIT RETIRED XSNP UMASK (0x07)
- #define MEM_LOAD_UOPS_RETIRED_L2_HIT_EVTNR (0xD1)
- #define MEM_LOAD_UOPS_RETIRED_L2_HIT_UMASK (0x02)
- #define ARCH_LLC_REFERENCE_EVTNR (0x2E)
- #define ARCH LLC REFERENCE UMASK (0x4F)
- #define ARCH_LLC_MISS_EVTNR (0x2E)
- #define ARCH_LLC_MISS_UMASK (0x41)
- #define ATOM MEM LOAD RETIRED L2 HIT EVTNR (0xCB)
- #define ATOM MEM LOAD RETIRED L2 HIT UMASK (0x01)
- #define ATOM MEM LOAD RETIRED L2 MISS EVTNR (0xCB)
- #define ATOM MEM LOAD RETIRED L2 MISS UMASK (0x02)
- #define ATOM MEM LOAD RETIRED L2 HIT EVTNR (0xCB)
- #define ATOM_MEM_LOAD_RETIRED_L2_MISS_EVTNR (0xCB)
- #define ATOM_MEM_LOAD_RETIRED_L2_MISS_UMASK (0x02)
- #define ATOM_MEM_LOAD_RETIRED_L2_HIT_EVTNR (0xCB)
- #define ATOM_MEM_LOAD_RETIRED_L2_HIT_UMASK (0x01)
- #define ATOM MEM LOAD RETIRED L2 MISS EVTNR (0xCB)

- #define ATOM MEM LOAD RETIRED L2 MISS UMASK (0x02)
- #define MSR_UNCORE_PERF_GLOBAL_CTRL_ADDR (0x391)
- #define MSR_UNCORE_PERFEVTSEL0_ADDR (0x3C0)
- #define MSR UNCORE PERFEVTSEL1 ADDR (MSR UNCORE PERFEVTSEL0 ADDR + 1)
- #define MSR UNCORE PERFEVTSEL2 ADDR (MSR UNCORE PERFEVTSEL0 ADDR + 2)
- #define MSR_UNCORE_PERFEVTSEL3_ADDR (MSR_UNCORE_PERFEVTSEL0_ADDR + 3)
- #define MSR UNCORE PERFEVTSEL4 ADDR (MSR UNCORE PERFEVTSEL0 ADDR + 4)
- #define MSR_UNCORE_PERFEVTSEL5_ADDR (MSR_UNCORE_PERFEVTSEL0_ADDR + 5)
- #define MSR_UNCORE_PERFEVTSEL6_ADDR (MSR_UNCORE_PERFEVTSEL0_ADDR + 6)
- #define MSR UNCORE PERFEVTSEL7 ADDR (MSR UNCORE PERFEVTSEL0 ADDR + 7)
- #define MSR UNCORE PMC0 (0x3B0)
- #define MSR_UNCORE_PMC1 (MSR_UNCORE_PMC0 + 1)
- #define MSR UNCORE PMC2 (MSR UNCORE PMC0 + 2)
- #define MSR_UNCORE_PMC3 (MSR_UNCORE_PMC0 + 3)
- #define MSR_UNCORE_PMC4 (MSR_UNCORE_PMC0 + 4)
- #define MSR_UNCORE_PMC5 (MSR_UNCORE_PMC0 + 5)
- #define MSR UNCORE PMC6 (MSR UNCORE PMC0 + 6)
- #define MSR UNCORE PMC7 (MSR UNCORE PMC0 + 7)
- #define UNC QMC WRITES FULL ANY EVTNR (0x2F)
- #define UNC_QMC_WRITES_FULL_ANY_UMASK (0x07)
- #define UNC_QMC_NORMAL_READS_ANY_EVTNR (0x2C)
- #define UNC QMC NORMAL READS ANY UMASK (0x07)
- #define UNC QHL REQUESTS EVTNR (0x20)
- #define UNC_QHL_REQUESTS_IOH_READS_UMASK (0x01)
- #define UNC_QHL_REQUESTS_IOH_WRITES_UMASK (0x02)
- #define UNC_QHL_REQUESTS_REMOTE_READS_UMASK (0x04)
- #define UNC_QHL_REQUESTS_REMOTE_WRITES_UMASK (0x08)
- #define UNC QHL REQUESTS LOCAL READS UMASK (0x10)
- #define UNC QHL REQUESTS LOCAL WRITES UMASK (0x20)
- #define U_MSR_PMON_GLOBAL_CTL (0x0C00)
- #define MB0_MSR_PERF_GLOBAL_CTL (0x0CA0)
- #define MB0 MSR PMU CNT 0 (0x0CB1)
- #define MB0_MSR_PMU_CNT_CTL_0 (0x0CB0)
- #define MB0 MSR PMU CNT 1 (0x0CB3)
- #define MB0 MSR PMU CNT CTL 1 (0x0CB2)
- #define MB0 MSR PMU ZDP CTL FVC (0x0CAB)
- #define MB1 MSR PERF GLOBAL CTL (0x0CE0)
- #define MB1_MSR_PMU_CNT_0 (0x0CF1)
- #define MB1_MSR_PMU_CNT_CTL_0 (0x0CF0)
- #define MB1_MSR_PMU_CNT_1 (0x0CF3)
- #define MB1 MSR PMU CNT CTL 1 (0x0CF2)
- #define MB1_MSR_PMU_ZDP_CTL_FVC (0x0CEB)
- #define BB0_MSR_PERF_GLOBAL_CTL (0x0C20)
- #define BB0_MSR_PERF_CNT_1 (0x0C33)
- #define BB0_MSR_PERF_CNT_CTL_1 (0x0C32)
- #define BB1 MSR PERF GLOBAL CTL (0x0C60)
- #define BB1 MSR PERF CNT 1 (0x0C73)
- #define BB1_MSR_PERF_CNT_CTL_1 (0x0C72)
- #define R_MSR_PMON_CTL0 (0x0E10)
- #define R_MSR_PMON_CTR0 (0x0E11)
- #define R MSR PMON CTL1 (0x0E12)
- #define R MSR PMON CTR1 (0x0E13)
- #define R MSR PMON CTL2 (0x0E14)
- #define R MSR PMON CTR2 (0x0E15)
- #define R_MSR_PMON_CTL3 (0x0E16)

- #define R MSR PMON CTR3 (0x0E17)
- #define R MSR PMON CTL4 (0x0E18)
- #define R_MSR_PMON_CTR4 (0x0E19)
- #define R MSR PMON CTL5 (0x0E1A)
- #define R MSR PMON CTR5 (0x0E1B)
- #define R MSR PMON CTL6 (0x0E1C)
- #define R MSR PMON CTR6 (0x0E1D)
- #define R_MSR_PMON_CTL7 (0x0E1E)
- #define R MSR PMON CTR7 (0x0E1F)
- #define R MSR PMON CTL8 (0x0E30)
- #define R MSR PMON CTR8 (0x0E31)
- #define R MSR PMON CTL9 (0x0E32)
- #define R MSR PMON CTR9 (0x0E33)
- #define R MSR PMON CTL10 (0x0E34)
- #define T_MOT_T MOT_OTETO (0x0E0+)
- #define R_MSR_PMON_CTR10 (0x0E35)
- #define **R_MSR_PMON_CTL11** (0x0E36)
- #define R_MSR_PMON_CTR11 (0x0E37)
- #define R_MSR_PMON_CTL12 (0x0E38)
- #define R_MSR_PMON_CTR12 (0x0E39)
- #define R_MSR_PMON_CTL13 (0x0E3A)
- #define R_MSR_PMON_CTR13 (0x0E3B)
- #define R_MSR_PMON_CTL14 (0x0E3C)
- #define R_MSR_PMON_CTR14 (0x0E3D)
- #define R_MSR_PMON_CTL15 (0x0E3E)
 #define R MSR PMON CTR15 (0x0E3F)
- #define R_MSR_PORTO_IPERF_CFG0 (0x0E04)
- #define R MSR PORT1 IPERF CFG0 (0x0E05)
- #define R MSR PORT2 IPERF CFG0 (0x0E06)
- #define R MSR PORT3 IPERF CFG0 (0x0E07)
- #define R MSR PORT4 IPERF CFG0 (0x0E08)
- #define R MSR PORT5 IPERF CFG0 (0x0E09)
- #define R MSR PORT6 IPERF CFG0 (0x0E0A)
- #define R_MSR_PORT7_IPERF_CFG0 (0x0E0B)
- #define R_MSR_PORT0_IPERF_CFG1 (0x0E24)
- #define **R_MSR_PORT1_IPERF_CFG1** (0x0E25)
- #define R_MSR_PORT2_IPERF_CFG1 (0x0E26)
- #define R_MSR_PORT3_IPERF_CFG1 (0x0E27)
- #define **R_MSR_PORT4_IPERF_CFG1** (0x0E28)
- #define R_MSR_PORT5_IPERF_CFG1 (0x0E29)
 #define R_MSR_PORT6_IPERF_CFG1 (0x0E2A)
- #define R MSR PORT7 IPERF CFG1 (0x0E2B)
- #define R_MSR_PMON_GLOBAL_CTL_7_0 (0x0E00)
- #define R_MSR_PMON_GLOBAL_CTL_15_8 (0x0E20)
- #define W_MSR_PMON_GLOBAL_CTL (0xC80)
- #define W_MSR_PMON_FIXED_CTR_CTL (0x395)
- #define W_MSR_PMON_FIXED_CTR (0x394)
- #define MSR_PKG_ENERGY_STATUS (0x611)
- #define MSR_RAPL_POWER_UNIT (0x606)
- #define MSR_PKG_POWER_INFO (0x614)
- #define PCM_INTEL_PCI_VENDOR_ID (0x8086)
- #define PCM PCI VENDOR ID OFFSET (0)
- #define JKTIVT_MC0_CH0_REGISTER_DEV_ADDR (16)
- #define JKTIVT_MC0_CH1_REGISTER_DEV_ADDR (16)
- #define JKTIVT MC0 CH2 REGISTER DEV ADDR (16)
- #define JKTIVT MC0 CH3 REGISTER DEV ADDR (16)

- #define JKTIVT_MC0_CH0_REGISTER_FUNC_ADDR (4)
- #define JKTIVT_MC0_CH1_REGISTER_FUNC_ADDR (5)
- #define JKTIVT_MC0_CH2_REGISTER_FUNC_ADDR (0)
- #define JKTIVT MC0 CH3 REGISTER FUNC ADDR (1)
- #define JKTIVT_MC1_CH0_REGISTER_DEV_ADDR (30)
- #define JKTIVT_MC1_CH1_REGISTER_DEV_ADDR (30)
- #define JKTIVT MC1 CH2 REGISTER DEV ADDR (30)
- #define JKTIVT_MC1_CH3_REGISTER_DEV_ADDR (30)
- #define JKTIVT_MC1_CH0_REGISTER_FUNC_ADDR (4)
- #define JKTIVT MC1 CH1 REGISTER FUNC ADDR (5)
- #define JKTIVT MC1 CH2 REGISTER FUNC ADDR (0)
- #define JKTIVT_MC1_CH3_REGISTER_FUNC_ADDR (1)
- #define MC_CH_PCI_PMON_BOX_CTL_ADDR (0x0F4)
- #define MC CH PCI PMON FIXED CTL ADDR (0x0F0)
- #define MC_CH_PCI_PMON_CTL3_ADDR (0x0E4)
- #define MC CH PCI PMON CTL2 ADDR (0x0E0)
- #define MC_CH_PCI_PMON_CTL1_ADDR (0x0DC)
- #define MC CH PCI PMON CTL0 ADDR (0x0D8)
- #define MC CH PCI PMON FIXED CTR ADDR (0x0D0)
- #define MC_CH_PCI_PMON_CTR3_ADDR (0x0B8)
- #define MC_CH_PCI_PMON_CTR2_ADDR (0x0B0)
- #define MC_CH_PCI_PMON_CTR1_ADDR (0x0A8)
- #define MC CH PCI PMON CTR0 ADDR (0x0A0)
- #define JKTIVT_QPI_PORT0_REGISTER_DEV_ADDR (8)
- #define JKTIVT QPI PORTO REGISTER FUNC ADDR (2)
- #define JKTIVT_QPI_PORT1_REGISTER_DEV_ADDR (9)
- #define JKTIVT_QPI_PORT1_REGISTER_FUNC_ADDR (2)
- #define JKTIVT_QPI_PORT2_REGISTER_DEV_ADDR (24)
- #define JKTIVT_QPI_PORT2_REGISTER_FUNC_ADDR (2)
- #define QPI_PORT0_MISC_REGISTER_DEV_ADDR (8)
- #define QPI PORTO MISC REGISTER FUNC ADDR (0)
- #define Q P PCI PMON BOX CTL ADDR (0x0F4)
- #define Q_P_PCI_PMON_CTL3_ADDR (0x0E4)
- #define Q_P_PCI_PMON_CTL2_ADDR (0x0E0)
- #define Q_P_PCI_PMON_CTL1_ADDR (0x0DC)
- #define Q_P_PCI_PMON_CTL0_ADDR (0x0D8)
- #define Q_P_PCI_PMON_CTR3_ADDR (0x0B8)
- #define Q_P_PCI_PMON_CTR2_ADDR (0x0B0)
- #define Q_P_PCI_PMON_CTR1_ADDR (0x0A8)
- #define Q P PCI PMON CTR0 ADDR (0x0A0)
- #define QPI RATE STATUS ADDR (0x0D4)
- #define JKTIVT_PCU_MSR_PMON_CTR3_ADDR (0x0C39)
- #define JKTIVT_PCU_MSR_PMON_CTR2_ADDR (0x0C38)
- #define JKTIVT_PCU_MSR_PMON_CTR1_ADDR (0x0C37)
- #define JKTIVT_PCU_MSR_PMON_CTR0_ADDR (0x0C36)
- #define JKTIVT PCU MSR PMON BOX FILTER ADDR (0x0C34)
- #define JKTIVT PCU MSR PMON CTL3 ADDR (0x0C33)
- #define JKTIVT PCU MSR PMON CTL2 ADDR (0x0C32)
- #define JKTIVT_PCU_MSR_PMON_CTL1_ADDR (0x0C31)
- #define JKTIVT_PCU_MSR_PMON_CTL0_ADDR (0x0C30)
- #define $MC_CH_PCI_PMON_BOX_CTL_RST_CONTROL$ (1<<0)
- #define MC_CH_PCI_PMON_BOX_CTL_RST_COUNTERS (1<<1)
- #define MC CH PCI PMON BOX CTL FRZ (1<<8)
- #define MC_CH_PCI_PMON_BOX_CTL_FRZ_EN (1<<16)

```
    #define UNCORE_PMON_BOX_CTL_VALID_BITS_MASK ((1<<17)-1)</li>
```

- #define MC_CH_PCI_PMON_FIXED_CTL_RST (1<<19)
- #define MC_CH_PCI_PMON_FIXED_CTL_EN (1<<22)
- #define MC_CH_PCI_PMON_CTL_EVENT(x) (x<<0)
- #define MC CH PCI PMON CTL UMASK(x) (x<<8)
- #define MC_CH_PCI_PMON_CTL_RST (1<<17)
- #define MC CH PCI PMON CTL EDGE DET (1<<18)
- #define MC_CH_PCI_PMON_CTL_EN (1<<22)
- #define MC_CH_PCI_PMON_CTL_INVERT (1<<23)
- #define MC CH PCI PMON CTL THRESH(x) (x<<24UL)
- #define Q P PCI PMON BOX CTL RST CONTROL (1<<0)
- #define Q_P_PCI_PMON_BOX_CTL_RST_COUNTERS (1<<1)
- #define Q_P_PCI_PMON_BOX_CTL_RST_FRZ (1<<8)
- #define Q P PCI PMON BOX CTL RST FRZ EN (1<<16)
- #define Q_P_PCI_PMON_CTL_EVENT(x) (x<<0)
- #define Q P_PCI_PMON_CTL_UMASK(x) (x<<8)
- #define Q_P_PCI_PMON_CTL_RST (1<<17)
- #define Q P PCI PMON CTL EDGE DET (1<<18)
- #define Q P PCI PMON CTL EVENT EXT (1<<21)
- #define Q_P_PCI_PMON_CTL_EN (1<<22)
- #define Q_P_PCI_PMON_CTL_INVERT (1<<23)
- #define Q P PCI PMON CTL THRESH(x) (x<<24UL)
- #define PCU MSR PMON BOX FILTER BAND 0(x) (x<<0)
- #define PCU_MSR_PMON_BOX_FILTER_BAND_1(x) (x<<8)
- #define PCU_MSR_PMON_BOX_FILTER_BAND_2(x) (x<<16)
- #define PCU_MSR_PMON_BOX_FILTER_BAND_3(x) (x<<24)
- #define PCU_MSR_PMON_BOX_CTL_RST_CONTROL (1<<0)
- #define PCU MSR PMON BOX CTL RST COUNTERS (1<<1)
- #define PCU MSR PMON BOX CTL FRZ (1<<8)
- #define PCU_MSR_PMON_BOX_CTL_FRZ_EN (1<<16)
- #define PCU_MSR_PMON_CTL_EVENT(x) (x<<0)
- #define PCU MSR PMON CTL OCC SEL(x) (x<<14)
- #define PCU_MSR_PMON_CTL_RST (1<<17)
- #define PCU_MSR_PMON_CTL_EDGE_DET (1<<18)
- #define PCU_MSR_PMON_CTL_EXTRA_SEL (1<<21)
- #define PCU MSR PMON CTL EN (1<<22)
- #define PCU_MSR_PMON_CTL_INVERT (1<<23)
- #define PCU_MSR_PMON_CTL_THRESH(x) (x<<24UL)
- #define PCU_MSR_PMON_CTL_OCC_INVERT (1UL<<30UL)
- #define PCU_MSR_PMON_CTL_OCC_EDGE_DET (1UL << 31UL)
- #define JKT C0 MSR PMON CTR3 0x0D19
- #define JKT_C0_MSR_PMON_CTR2 0x0D18
- #define JKT_C0_MSR_PMON_CTR1 0x0D17
- #define JKT_C0_MSR_PMON_CTR0 0x0D16
- #define JKT CO MSR PMON BOX FILTER 0x0D14
- #define JKT C0 MSR PMON CTL3 0x0D13
- #define JKT C0 MSR PMON CTL2 0x0D12
- #define JKT C0 MSR PMON CTL1 0x0D11
- #define JKT_C0_MSR_PMON_CTL0 0x0D10
- #define JKT_C0_MSR_PMON_BOX_CTL 0x0D04
- #define JKTIVT CBO MSR STEP 0x0020
- #define IVT CO MSR PMON BOX FILTER1 0x0D1A
- #define CBO MSR PMON BOX CTL RST CONTROL (1<<0)
- #define CBO MSR PMON BOX CTL RST COUNTERS (1<<1)
- #define CBO_MSR_PMON_BOX_CTL_FRZ (1<<8)

- #define CBO_MSR_PMON_BOX_CTL_FRZ_EN (1<<16)
- #define CBO_MSR_PMON_CTL_EVENT(x) (x<<0)
- #define CBO MSR PMON CTL UMASK(x) (x<<8)
- #define CBO MSR PMON CTL RST (1<<17)
- #define CBO_MSR_PMON_CTL_EDGE_DET (1<<18)
- #define CBO_MSR_PMON_CTL_TID_EN (1<<19)
- #define CBO_MSR_PMON_CTL_EN (1<<22)
- #define CBO MSR PMON CTL INVERT (1<<23)
- #define CBO MSR PMON CTL THRESH(x) (x<<24UL)
- #define JKT CBO MSR PMON BOX FILTER OPC(x) (x<<23UL)
- #define IVT_CBO_MSR_PMON_BOX_FILTER1_OPC(x) (x<<20UL)
- #define MSR_PACKAGE_THERM_STATUS (0x01B1)
- #define MSR_IA32_THERM_STATUS (0x019C)
- #define PCM_INVALID_THERMAL_HEADROOM ((std::numeric_limits<int32>::min)())
- #define MSR DRAM ENERGY STATUS (0x0619)
- #define MSR PKG C2 RESIDENCY (0x60D)
- #define MSR_PKG_C3_RESIDENCY (0x3F8)
- #define MSR_PKG_C6_RESIDENCY (0x3F9)
- #define MSR_PKG_C7_RESIDENCY (0x3FA)
- #define MSR_CORE_C3_RESIDENCY (0x3FC)
 #define MSR_CORE_C6_RESIDENCY (0x3FD)
- #define MSR_CORE_C7_RESIDENCY (0x3FE)

Typedefs

- · typedef unsigned long long uint64
- · typedef signed long long int64
- typedef unsigned int uint32
- typedef signed int int32

Functions

• std::ostream & operator<< (std::ostream &o, const FixedEventControlRegister ®)

5.13.1 Detailed Description

Internal type and constant definitions.