FPGA 开源工作室将通过五篇文章来给大家讲解 xilinx FPGA 使用 mig IP 对 DDR3 的读写控制, 旨在让大家更快的学习和应用 DDR3。

本实验和工程基于 Digilent 的 Arty Artix-35T FPGA 开发板完成。

软件使用 Vivado 2018.1。

参考工程: ddr3_test。

第五篇: mig 读写时序下板实现

1 顶层文件和约束文件

ddr3_test.v

```
    `timescale 1ns / 1ps

2. `define CMD_WR 3'b000
3. `define CMD_RD 3'b001
4. module ddr3_test(
5.
           input clk,//100MHZ
6.
           input reset,
7.
           output init_calib_complete,
8.
          //DDR3 Interface
9.
          // Inouts
10.
          inout [15:0]
                               ddr3_dq,
11.
          inout [1:0]
                               ddr3 dqs n,
12.
          inout [1:0]
                               ddr3_dqs_p,
13.
          // Outputs
14.
          output [13:0]
                               ddr3_addr,
15.
          output [2:0]
                               ddr3_ba,
16.
          output
                               ddr3_ras_n,
17.
          output
                               ddr3_cas_n,
18.
          output
                               ddr3_we_n,
19.
          output
                               ddr3_reset_n,
20.
                               ddr3_ck_p,
          output [0:0]
21.
          output [0:0]
                               ddr3_ck_n,
22.
          output [0:0]
                               ddr3_cke,
23.
          output [0:0]
                               ddr3_cs_n,
24.
          output [1:0]
                               ddr3_dm,
25.
          output [0:0]
                                ddr3_odt
26.
           );
28.
           parameter IDLE
                           = 5'd0,
29.
                             = 5'd1,
                       WR1
30.
                       WR2
                             = 5'd2,
31.
                       WR3
                             = 5'd3,
                             = 5'd4,
32.
                       WR4
```

```
33.
                      WR5
                             = 5'd5,
34.
                      WR6
                             = 5'd6,
                      WR7
35.
                             = 5'd7,
36.
                      WR8
                             = 5'd8,
                      RD1
37.
                             = 5'd9,
38.
                      RD2
                             = 5'd10,
39.
                      RD3
                             = 5'd11,
40.
                      RD4
                             = 5'd12,
41.
                      RD5
                             = 5'd13,
42.
                      RD6
                             = 5'd14,
43.
                      RD7
                             = 5'd15,
44.
                      RD8
                             = 5'd16,
45.
                      DONE
                            = 5'd17;
               //
46.
47.
                  // Single-ended system clock
48.
                                                             sys_clk_i;/
               wire
   /166.667MHZ
49.
50.
               // Single-ended iodelayctrl clk (reference clock)
51.
               wire
                                                              clk_ref_i;
   //200MHZ
52.
53.
54.
                 // user interface signals
55.
                 wire [27:0]
                                     app_addr;//i
56.
                 reg [2:0]
                                    app_cmd;//i
57.
                 wire
                                     app_en;//i
58.
                 reg [127:0]
                                    app_wdf_data;//i
59.
                 wire
                                     app_wdf_end;//i
60.
                 wire [15:0]
                                     app_wdf_mask;//i
61.
                 wire
                                    app_wdf_wren;//i
62.
                 wire [127:0]
                                     app_rd_data;
63.
                 wire
                                     app_rd_data_end;
64.
                 wire
                                     app_rd_data_valid;
65.
                 wire
                                     app_rdy;
66.
                 wire
                                     app_wdf_rdy;
67.
                 wire
                                     app_sr_req;//i
68.
                 wire
                                     app_ref_req;//i
69.
                 wire
                                     app_zq_req;//i
70.
                 wire
                                     app_sr_active;
71.
                 wire
                                     app_ref_ack;
72.
                 wire
                                     app_zq_ack;
73.
                 wire
                                     ui_clk;
74.
                 wire
                                     ui_clk_sync_rst;
```

```
75.
                //wire
                                      init_calib_complete;
76.
                wire
                                     sys_rst_n;
77.
                wire
                                     sys_rst;
                assign sys_rst =
78.
                                     sys_rst_n;
79.
                reg [4:0] cstate,nstate;
80.
                 //wire [27:0]
                                      wr_addr;//i bank row column [2
   :0] [13:0] [9:0]
81.
                //wire [27:0]
                                      rd_addr;//i bank row column [2]
  :0] [13:0] [9:0]
82.
                wire wr1_done;
83.
                wire wr2_done;
                wire wr3 done;
84.
85.
                wire wr4_done;
86.
                wire wr5 done;
87.
                wire wr6_done;
88.
                wire wr7_done;
89.
                wire wr8_done;
90.
91.
                wire rd1_done;
92.
                wire rd2_done;
93.
                wire rd3 done;
94.
                wire rd4_done;
95.
                wire rd5 done;
96.
                wire rd6_done;
97.
                wire rd7_done;
98.
                wire rd8_done;
99.
100.
                 reg [2:0] bank;
                 //reg [13:0] row;
101.
102.
                  //reg [9:0] column;
103.
                  reg [23:0] addr;
           //assign wr addr =(cstate == WR1 ||cstate == WR2 ||cstat
104.
   e == WR3 ||cstate == WR4 ||cstate == WR5 ||cstate == WR6 ||cstate
    == WR7 ||cstate == WR8)?{1'b0,bank,addr}:28'b0;
           //assign wr_addr =(cstate == RD1 ||cstate == RD2 ||cstat
105.
   e == RD3 ||cstate == RD4 ||cstate == RD5 ||cstate == RD6 ||cstate
    == RD7 ||cstate == RD8)?{1'b0,bank,addr}:28'b0;
106.
           assign app_addr ={1'b0,bank,addr};
           assign app_sr_req = 1'b0;
107.
108.
           assign app_ref_req = 1'b0;
109.
           assign app_zq_req = 1'b0;
           //assign app_addr = (app_cmd ==`CMD_WR && app_en == 1'b1)
110.
   ?wr_addr:rd_addr;
           assign app_wdf_mask = 16'h0000;
111.
```

```
112.
           assign app_wdf_end = app_wdf_wren;
113.
           assign wr1_done = (app_cmd == `CMD_WR && addr == 28'd800 &
   & bank == 3'b000) ? 1'b1:1'b0;
           assign wr2_done = (app_cmd == `CMD_WR && addr == 28'd800 &
114.
   & bank == 3'b001) ? 1'b1:1'b0;
115.
           assign wr3_done = (app_cmd ==`CMD_WR && addr == 28'd800 &
   & bank == 3'b010) ? 1'b1:1'b0;
           assign wr4_done = (app_cmd == `CMD_WR && addr == 28'd800 &
116.
   & bank == 3'b011) ? 1'b1:1'b0;
           assign wr5_done = (app\_cmd == CMD_WR \&\& addr == 28'd800 \&
117.
   & bank == 3'b100) ? 1'b1:1'b0;
           assign wr6 done = (app cmd == CMD WR && addr == 28'd800 &
118.
   & bank == 3'b101) ? 1'b1:1'b0;
           assign wr7 done = (app cmd == CMD WR && addr == 28'd800 &
   & bank == 3'b110) ? 1'b1:1'b0;
           assign wr8 done = (app cmd == CMD WR && addr == 28'd800 &
   & bank == 3'b111) ? 1'b1:1'b0;
121.
           assign rd1_done = (cstate == RD1 && app_cmd == `CMD_RD &&
122.
   addr == 28'd800) ? 1'b1:1'b0;
           assign rd2 done = (cstate == RD2 && app cmd == `CMD RD &&
   addr == 28'd800) ? 1'b1:1'b0;
           assign rd3 done = (cstate == RD3 && app cmd == `CMD RD &&
   addr == 28'd800) ? 1'b1:1'b0;
           assign rd4 done = (cstate == RD4 && app cmd == CMD RD &&
   addr == 28'd800) ? 1'b1:1'b0;
           assign rd5_done = (cstate == RD5 && app_cmd == `CMD_RD &&
   addr == 28'd800) ? 1'b1:1'b0;
           assign rd6_done = (cstate == RD6 && app_cmd == `CMD_RD &&
   addr == 28'd800) ? 1'b1:1'b0;
           assign rd7_done = (cstate == RD7 && app_cmd == `CMD_RD &&
128.
   addr == 28'd800) ? 1'b1:1'b0;
           assign rd8_done = (cstate == RD8 && app_cmd == `CMD_RD &&
129.
   addr == 28'd800) ? 1'b1:1'b0;
130.
           assign done_flag = (cstate == DONE)?1'b1:1'b0;
131.
132.
           assign app_en =(((cstate == WR1 ||cstate == WR2 ||cstate
133.
   == WR3 ||cstate == WR4 ||cstate == WR5 ||cstate == WR6 ||cstate =
   = WR7 ||cstate == WR8)&& app_wdf_rdy == 1'b1&&app_rdy == 1'b1)||(
   (cstate == RD1 ||cstate == RD2 ||cstate == RD3 ||cstate == RD4 ||
   cstate == RD5 ||cstate == RD6 ||cstate == RD7 ||cstate == RD8)&&
   app_rdy == 1'b1)&&((!wr1_done)||(!wr2_done)||(!wr3_done)||(!wr4_d
   one)||(!wr5_done)||(!wr6_done)||(!wr7_done)||(!wr8_done)||(!rd1_d
```

```
one)||(!rd2_done)||(!rd3_done)||(!rd4_done)||(!rd5_done)||(!rd6_d
   one)||(!rd7_done)||(!rd8_done)))?1'b1:1'b0;
           assign app_wdf_wren =(((cstate == WR1 ||cstate == WR2 ||c
134.
   state == WR3 ||cstate == WR4 ||cstate == WR5 ||cstate == WR6 ||cs
   tate == WR7 ||cstate == WR8) && app_wdf_rdy == 1'b1&&app_rdy == 1
   'b1)&&((!wr1_done)||(!wr2_done)||(!wr3_done)||(!wr4_done)||(!wr5_
   done)||(!wr6_done)||(!wr7_done)||(!wr8_done)))?1'b1:1'b0;
135.
            always @(posedge ui_clk or posedge ui_clk_sync_rst) begin
136.
              if(ui_clk_sync_rst == 1'b1)
137.
                cstate <= IDLE;</pre>
138.
              else
139.
                cstate <= nstate;</pre>
140.
           end
141.
142.
           always @(*) begin
143.
              nstate = IDLE;
144.
              case(cstate)
145.
                IDLE:begin
146.
                  if(init_calib_complete == 1'b1)
                    nstate = WR1;
147.
148.
                  else
149.
                    nstate = IDLE;
150.
                end
151.
               WR1:begin
                  if(wr1_done == 1'b1)
152.
153.
                    nstate = WR2;
                  else
154.
155.
                    nstate = WR1;
156.
                end
157.
               WR2:begin
                  if(wr2 done == 1'b1)
158.
159.
                    nstate = WR3;
160.
                  else
161.
                    nstate = WR2;
162.
                end
163.
               WR3:begin
164.
                  if(wr3_done == 1'b1)
165.
                    nstate = WR4;
166.
167.
                    nstate = WR3;
168.
                end
               WR4:begin
169.
                  if(wr4_done == 1'b1)
170.
```

```
171.
                    nstate = WR5;
172.
                  else
173.
                    nstate = WR4;
174.
                end
175.
               WR5:begin
176.
                  if(wr5_done == 1'b1)
                    nstate = WR6;
177.
178.
                  else
179.
                    nstate = WR5;
180.
                end
181.
               WR6:begin
182.
                  if(wr6_done == 1'b1)
                    nstate = WR7;
183.
184.
185.
                    nstate = WR6;
186.
                end
187.
               WR7:begin
188.
                  if(wr7_done == 1'b1)
189.
                    nstate = WR8;
190.
191.
                    nstate = WR7;
192.
                end
193.
               WR8:begin
194.
                  if(wr8_done == 1'b1)
                    nstate = RD1;
195.
196.
                  else
197.
                    nstate = WR8;
198.
                end
199.
                RD1:begin
                  if(rd1 done == 1'b1)
200.
201.
                    nstate = RD2;
202.
                  else
203.
                    nstate = RD1;
204.
                 end
205.
                 RD2:begin
206.
                   if(rd2_done == 1'b1)
207.
                     nstate = RD3;
208.
                   else
209.
                     nstate = RD2;
                 end
210.
211.
                 RD3:begin
212.
                    if(rd3_done == 1'b1)
213.
                      nstate = RD4;
214.
                    else
```

```
215.
                      nstate = RD3;
216.
                 end
                 RD4:begin
217.
                    if(rd4_done == 1'b1)
218.
219.
                      nstate = RD5;
220.
                    else
221.
                      nstate = RD4;
222.
                 end
223.
                 RD5:begin
224.
                    if(rd5_done == 1'b1)
225.
                      nstate = RD6;
226.
                    else
227.
                      nstate = RD5;
228.
                 end
229.
                 RD6:begin
230.
                    if(rd6_done == 1'b1)
231.
                      nstate = RD7;
232.
                    else
233.
                      nstate = RD6;
234.
                 end
235.
                 RD7:begin
236.
                    if(rd7_done == 1'b1)
237.
                      nstate = RD8;
238.
                    else
239.
                      nstate = RD7;
240.
                 end
241.
                 RD8:begin
242.
                    if(rd8 done == 1'b1)
243.
                      nstate = DONE;
244.
                    else
245.
                      nstate = RD8;
246.
                 end
247.
                 DONE:begin
248.
                    nstate = WR1;
249.
                 end
250.
             endcase
251.
           end
252.
253.
           always @(posedge ui_clk or posedge ui_clk_sync_rst) begin
254.
              if(ui_clk_sync_rst == 1'b1) begin
255.
                //wr_addr <= 28'd0; //bank [] row [] col []
256.
                //rd_addr <= 28'b0;
                app_cmd <= `CMD_WR;</pre>
257.
```

```
258.
                 app_wdf_data <= 128'b0;</pre>
259.
260.
                bank <= 3'b000;
261.
                //row <= 14'b0;
262.
                 //column <= 10'b0;
263.
                 addr <=24'b0;
264.
               end
265.
               else
266.
                 case(cstate)
267.
                   WR1:begin
268.
                     app_cmd <= `CMD_WR;</pre>
269.
                     bank <= 3'b000;
270.
                     if(wr1_done == 1'b1) begin
271.
                       addr <=24'b0;
272.
                       app_wdf_data <= 128'b0;</pre>
273.
274.
                     else if(app_wdf_rdy == 1'b1&&app_rdy == 1'b1) beg
   in
275.
                       //wr_addr <= wr_addr + 8;</pre>
276.
                       //row <= 14'b0;
277.
                       //column <= column+8;</pre>
278.
                       addr <= addr +8;
279.
                       app_wdf_data <= app_wdf_data +1;</pre>
280.
                     end
281.
                     else begin
282.
                       addr <= addr;
283.
                        app_wdf_data <= app_wdf_data;</pre>
284.
                     end
285.
                   end
286.
                   WR2:begin
                     app_cmd <= `CMD_WR;</pre>
287.
288.
                     bank <= 3'b001;
289.
                    if(wr2_done == 1'b1) begin
290.
                        addr <=24'b0;
291.
                       app_wdf_data <= 128'b0;</pre>
292.
                     end
293.
                     else if(app_wdf_rdy == 1'b1&&app_rdy == 1'b1) beg
   in
294.
                       //wr_addr <= wr_addr + 8;</pre>
295.
                       //row <= 14'b0;
296.
                        //column <= column+8;</pre>
297.
                       addr <= addr +8;
298.
                        app_wdf_data <= app_wdf_data +1;</pre>
299.
                     end
```

```
300.
                     else begin
301.
                        addr <= addr;
302.
                        app_wdf_data <= app_wdf_data;</pre>
303.
                   end
304.
305.
                   WR3:begin
                     app_cmd <= `CMD_WR;</pre>
306.
307.
                     bank <= 3'b010;
308.
                     if(wr3_done == 1'b1) begin
309.
                        addr <=24'b0;
310.
                        app_wdf_data <= 128'b0;</pre>
311.
                     end
312.
                     else if(app_wdf_rdy == 1'b1&&app_rdy == 1'b1) beg
   in
313.
                       //wr_addr <= wr_addr + 8;</pre>
314.
                        //row <= 14'b0;
315.
                       //column <= column+8;</pre>
316.
                        addr <= addr +8;
317.
                        app_wdf_data <= app_wdf_data +1;</pre>
318.
                     end
319.
                     else begin
320.
                        addr <= addr;
321.
                        app_wdf_data <= app_wdf_data;</pre>
322.
                     end
323.
                   end
324.
                   WR4:begin
325.
                     app_cmd <= `CMD_WR;</pre>
326.
                     bank <= 3'b011;
327.
                     if(wr4_done == 1'b1) begin
328.
                        addr <=24'b0;
329.
                       app_wdf_data <= 128'b0;</pre>
330.
                     end
331.
                     else if(app_wdf_rdy == 1'b1&&app_rdy == 1'b1) beg
   in
                        //wr_addr <= wr_addr + 8;</pre>
332.
333.
                       //row <= 14'b0;
334.
                        //column <= column+8;</pre>
335.
                        addr <= addr +8;
336.
                        app_wdf_data <= app_wdf_data +1;</pre>
337.
                     end
338.
                     else begin
339.
                        addr <= addr;
340.
                        app_wdf_data <= app_wdf_data;</pre>
341.
                     end
```

```
342.
                   end
343.
                   WR5:begin
344.
                     app_cmd <= `CMD_WR;</pre>
345.
                     bank <= 3'b100;
346.
                     if(wr5_done == 1'b1) begin
347.
                       addr <=24'b0;
348.
                       app_wdf_data <= 128'b0;</pre>
349.
                     end
350.
                     else if(app_wdf_rdy == 1'b1&&app_rdy == 1'b1) beg
   in
351.
                       //wr_addr <= wr_addr + 8;</pre>
352.
                       //row <= 14'b0;
353.
                       //column <= column+8;</pre>
354.
                        addr <= addr +8;
355.
                       app_wdf_data <= app_wdf_data +1;</pre>
356.
                     end
                     else begin
357.
358.
                       addr <= addr;
359.
                       app_wdf_data <= app_wdf_data;</pre>
360.
                     end
361.
                   end
362.
                   WR6:begin
363.
                     app cmd <= `CMD WR;
364.
                     bank <= 3'b101;
365.
                    if(wr6 done == 1'b1) begin
366.
                       addr <=24'b0;
367.
                       app_wdf_data <= 128'b0;</pre>
368.
                     end
369.
                     else if(app_wdf_rdy == 1'b1&&app_rdy == 1'b1) beg
   in
370.
                       //wr_addr <= wr_addr + 8;</pre>
371.
                       //row <= 14'b0;
372.
                       //column <= column+8;</pre>
373.
                       addr <= addr +8;
374.
                       app_wdf_data <= app_wdf_data +1;</pre>
375.
                     end
376.
                     else begin
377.
                       addr <= addr;
378.
                        app_wdf_data <= app_wdf_data;</pre>
379.
                     end
380.
                   end
381.
                   WR7:begin
382.
                     app_cmd <= `CMD_WR;</pre>
383.
                     bank <= 3'b110;
```

```
384.
                    if(wr7_done == 1'b1) begin
385.
                        addr <=24'b0;
386.
                        app_wdf_data <= 128'b0;</pre>
387.
388.
                     else if(app_wdf_rdy == 1'b1&&app_rdy == 1'b1) beg
   in
389.
                       //wr addr <= wr_addr + 8;</pre>
390.
                       //row <= 14'b0;
391.
                       //column <= column+8;</pre>
392.
                       addr <= addr +8;
393.
                       app_wdf_data <= app_wdf_data +1;</pre>
394.
                     end
395.
                     else begin
396.
                       addr <= addr;
397.
                        app_wdf_data <= app_wdf_data;</pre>
398.
                     end
399.
                   end
400.
                   WR8:begin
401.
                     app_cmd <= `CMD_WR;</pre>
402.
                     bank <= 3'b111;
                     if(wr8 done == 1'b1) begin
403.
404.
                       addr <=24'b0;
405.
                       app wdf data <= 128'b0;
406.
407.
                     else if(app wdf rdy == 1'b1&&app rdy == 1'b1) beg
   in
408.
                       //wr_addr <= wr_addr + 8;</pre>
409.
                       //row <= 14'b0;
410.
                       //column <= column+8;</pre>
411.
                       addr <= addr +8;
412.
                       app_wdf_data <= app_wdf_data +1;</pre>
413.
                     end
414.
                     else begin
415.
                       addr <= addr;</pre>
416.
                        app_wdf_data <= app_wdf_data;</pre>
417.
                     end
418.
                   end
419.
                   RD1:begin
                     app_cmd <= `CMD_RD;</pre>
420.
421.
                     bank <= 3'b000;
422.
                     if(rd1_done == 1'b1) begin
423.
                       addr <= 24'b0;
424.
                     end
425.
                     else if(app_rdy == 1'b1)begin
```

```
426.
                        addr <= addr+8;
427.
                     end
                     else begin
428.
429.
                       addr <= addr;</pre>
                     end
430.
431.
                   end
432.
                   RD2:begin
                     app_cmd <= `CMD_RD;</pre>
433.
434.
                     bank <= 3'b001;
435.
                     if(rd2_done == 1'b1) begin
436.
                       addr <= 24'b0;
437.
                     end
438.
                     else if(app_rdy == 1'b1)begin
439.
                        addr <= addr+8;
440.
                     end
441.
                     else begin
442.
                       addr <= addr;
443.
                     end
444.
                   end
445.
                   RD3:begin
                     app_cmd <= `CMD_RD;</pre>
446.
447.
                     bank <= 3'b010;
448.
                     if(rd3_done == 1'b1) begin
449.
                       addr <= 24'b0;
450.
                     end
451.
                     else if(app_rdy == 1'b1)begin
452.
                        addr <= addr+8;</pre>
453.
                     end
                     else begin
454.
455.
                       addr <= addr;
456.
                     end
457.
                   end
                   RD4:begin
458.
                     app_cmd <= `CMD_RD;</pre>
459.
460.
                     bank <= 3'b011;
461.
                     if(rd4_done == 1'b1) begin
462.
                       addr <= 24'b0;
463.
                     end
464.
                     else if(app_rdy == 1'b1)begin
                        addr <= addr+8;
465.
466.
                     end
467.
                     else begin
468.
                       addr <= addr;</pre>
469.
                     end
```

```
470.
                   end
471.
                   RD5:begin
472.
                     app_cmd <= `CMD_RD;</pre>
473.
                     bank <= 3'b100;
474.
                     if(rd5_done == 1'b1) begin
475.
                       addr <= 24'b0;
476.
                     end
477.
                     else if(app_rdy == 1'b1)begin
478.
                        addr <= addr+8;
479.
                     end
480.
                     else begin
481.
                       addr <= addr;
482.
                     end
483.
                   end
484.
                   RD6:begin
485.
                     app_cmd <= `CMD_RD;</pre>
486.
                     bank <= 3'b101;
487.
                     if(rd6_done == 1'b1) begin
488.
                       addr <= 24'b0;
489.
490.
                     else if(app_rdy == 1'b1)begin
491.
                        addr <= addr+8;
492.
                     end
493.
                     else begin
494.
                       addr <= addr;
495.
                     end
496.
                   end
497.
                   RD7:begin
498.
                     app_cmd <= `CMD_RD;</pre>
499.
                     bank <= 3'b110;
500.
                     if(rd7_done == 1'b1) begin
501.
                       addr <= 24'b0;
502.
503.
                     else if(app_rdy == 1'b1)begin
504.
                        addr <= addr+8;</pre>
505.
                     end
506.
                     else begin
                       addr <= addr;</pre>
507.
508.
                     end
509.
                   end
510.
                   RD8:begin
511.
                     app_cmd <= `CMD_RD;</pre>
512.
                     bank <= 3'b111;
                     if(rd8_done == 1'b1) begin
513.
```

```
514.
                     addr <= 24'b0;
515.
                   end
516.
                   else if(app_rdy == 1'b1)begin
517.
                      addr <= addr+8;
                   end
518.
519.
                   else begin
520.
                      addr <= addr;
521.
                   end
522.
                 end
523.
                 DONE:begin
                   //wr_addr <= 28'd0; //bank [] row [] col []
524.
525.
                   //rd addr <= 28'b0;
526.
                   bank <= 3'b000;
527.
                   //row <= 14'b0;
528.
                   //column <= 10'b0;
529.
                   addr <=24'b0;
530.
                   app_cmd <= `CMD_WR;</pre>
531.
                   app_wdf_data <= 128'b0;</pre>
532.
                 end
533.
               endcase
534.
           end
535.
536.
537. clk_wiz_0 U_clk_wiz_0(
538.
            // Clock in ports
539.
             .clk_in1(clk),
540.
             // Clock out ports
541.
             .clk out1(sys clk i),
542.
             .clk_out2(clk_ref_i),
543.
             // Status and control signals
544.
             .reset(reset),
545.
             .locked(sys rst n)
546.
            );
                               ************
547.
        ******
548.
549.ddr3 ip u ddr3 ip
550.
           // Memory interface ports
551.
552.
                   .ddr3_addr
                                                   (ddr3_addr),
553.
                   .ddr3_ba
                                                   (ddr3_ba),
554.
                   .ddr3_cas_n
                                                   (ddr3_cas_n),
555.
                                                   (ddr3_ck_n),
                   .ddr3_ck_n
556.
                                                   (ddr3_ck_p),
                   .ddr3_ck_p
```

557.	.ddr3_cke	(ddr3_cke),
558.	.ddr3_ras_n	(ddr3_ras_n),
559.	.ddr3_we_n	(ddr3_we_n),
560.	.ddr3_dq	(ddr3_dq),
561.	.ddr3_dqs_n	(ddr3_dqs_n),
562.	.ddr3_dqs_p	(ddr3_dqs_p),
563.	.ddr3_reset_n	(ddr3_reset_n),
564.	<pre>.init_calib_complete</pre>	<pre>(init_calib_comple</pre>
te),		
565.		
566.	.ddr3_cs_n	(ddr3_cs_n),
567.	.ddr3_dm	(ddr3_dm),
568.	.ddr3_odt	(ddr3_odt),
569.	// Application interface ports	
570.	.app_addr	(app_addr),
571.	.app_cmd	(app_cmd),
572.	.app_en	(app_en),
573.	.app_wdf_data	(app_wdf_data),
574.	.app_wdf_end	(app_wdf_end),
575.	.app_wdf_wren	(app_wdf_wren),
576.	.app_rd_data	(app_rd_data),
577.	.app_rd_data_end	<pre>(app_rd_data_end),</pre>
578.	.app_rd_data_valid	(app_rd_data_valid
),		
579.	.app_rdy	(app_rdy),
580.	.app_wdf_rdy	(app_wdf_rdy),
581.	.app_sr_req	(app_sr_req),
582.	.app_ref_req	<pre>(app_ref_req),</pre>
583.	.app_zq_req	(app_zq_req),
584.	.app_sr_active	<pre>(app_sr_active),</pre>
585.	.app_ref_ack	<pre>(app_ref_ack),</pre>
586.	.app_zq_ack	(app_zq_ack),
587.	.ui_clk	(ui_clk),
588.	.ui_clk_sync_rst	<pre>(ui_clk_sync_rst),</pre>
589.		
590.	.app_wdf_mask	<pre>(app_wdf_mask),</pre>
591.		
592.		
593.	// System Clock Ports	
594.	.sys_clk_i	(sys_clk_i),
595.	// Reference Clock Ports	
596.	.clk_ref_i	(clk_ref_i),


```
597.
598.
                                                     (sys_rst)
                   .sys_rst
599.
                   );
600.
601. ila_0 U_ila(
602.
                  .clk(ui_clk),
603.
604.
605.
                  .probe0(app_addr),
606.
                  .probe1(app_cmd),
                  .probe2(app_en),
607.
608.
                  .probe3(app_wdf_data),
609.
                  .probe4(app_wdf_end),
610.
                  .probe5(app_wdf_mask),
611.
                  .probe6(app_wdf_wren),
612.
                  .probe7(app_rd_data),
613.
                  .probe8(app_rd_data_end),
614.
                  .probe9(app_rd_data_valid),
615.
                  .probe10(app_rdy),
616.
                  .probe11(app_wdf_rdy),
617.
                  .probe12(app_sr_req),
618.
                  .probe13(app_ref_req),
619.
                  .probe14(app_zq_req),
620.
                  .probe15(app_sr_active)
621.
                  );
622.endmodule
```

ddr3.xdc


```
    set_property PACKAGE_PIN E3 [get_ports clk]
    set_property IOSTANDARD LVCMOS33 [get_ports clk]
    set_property PACKAGE_PIN D9 [get_ports reset]
    set_property PACKAGE_PIN E1 [get_ports init_calib_complete]
    set_property IOSTANDARD LVCMOS33 [get_ports init_calib_complete]
    set_property IOSTANDARD LVCMOS33 [get_ports reset]
```


2 下板实现读写时序

1>①完成综合和实现




3>下载完成,查看波形。







4>将 app_wdf_data 数据格式改为 Unsigned Decimal。





5>查看写时序。





6>查看读时序。





基于 xilinx mig ip 对 ddr3 读写的验证完成。学会 ddr3 接口的读写控制是每个 FPGA 工程 师必须掌握的技能(几乎所有的公司都会要求),暂时没时间学习的同学可以在 FPGA 开源工作室(微信公众号)下回复"DDR3"获取 xilinx mig ip 使用的五篇 pdf 文档,以备不时之需。

FPGA 开源工作室为了大家更好更快的学习 FPGA 目前开通了知识星球(FPGA 自习学院)。FPGA 自习学院将不断更新和总结 FPGA 相关的学习资料,欢迎大家加入,一起学习一起成长。

