


Part 1:

1. Draw schematic




2. How big does the multi-bit input need to be to provide all the inputs to the 7-to-1 multiplexer?

There are 7 inputs to be selected, so in order to have enough bits for selector, we


need 3 bits for selection, so totally  
10 bits.

3



Part 2:

1. Draw schematic



3.

Logisim - evolution: ripple\_adder of lab3\_part2 (v 3.3.0)

File Edit Project Simulate FPGA Window Help

Design Simulate

lab3\_part2

- FA
- ripple\_adder
- Wiring
- Gates
- Plexers
- Arithmetic
- Memory
- Input/Output
- TTL
- TCL
- BFH mega functions
- Input/Output-Extra
- System On Chip components

Properties: Logisim: Test Vector ripple\_adder of lab3\_part2


Passed: 7 Failed: 0

status	a	b	c_in	LEDR_4	LEDR_3	LEDR_2	LEDR_1	LEDR_0
pass	1111	1111	0	1	1	1	1	0
Shared	pass	1111	1111	1	1	1	1	1
Shared	pass	1000	1000	1	1	0	0	1
Shared	pass	1001	1000	0	1	0	0	1
Appears	pass	1001	1001	0	1	0	0	1
Use fix	pass	0100	0100	1	0	1	0	1
VHDL a	pass	0010	0010	0	0	0	1	0

Load Vector Run Stop Reset Close Window


Auto 100%

Part 3:




3.


$A_0$ :




$A_1, A_2$ :




A<sub>3</sub> :



A<sub>4</sub> :



AT:



total:

