



# RAJASTHAN TECHNICAL UNIVERSITY, KOTA

## Syllabus

II Year-III Semester: B.Tech. Computer Science and Engineering  
(Data Science)

### 3CDS3-04: Digital Electronics

Credit-3  
3L+0T+0P

Max. Marks : 100 (IA:30, ETE:70)  
End Term Exam: 3 Hours

SN	CONTENTS	Hours
1	<b>Fundamental concepts:</b> Number systems and codes, Basic logic Gates and Boolean algebra: Sign & magnitude representation, Fixed point representation, complement notation, various codes & arithmetic in different codes & their inter conversion. Features of logic algebra, postulates of Boolean algebra. Theorems of Boolean algebra.	8
2	<b>Minimization Techniques and Logic Gates:</b> Principle of Duality - Boolean expression - Minimization of Boolean expressions — Minterm – Maxterm - Sum of Products (SOP) – Product of Sums (POS) – Karnaugh map Minimization – Don't care conditions – Quine - McCluskey method of minimization.	8
3	<b>Digital Logic Gate Characteristics:</b> TTL logic gate characteristics. Theory & operation of TTL NAND gate circuitry. Open collector TTL. Three state output logic. TTL subfamilies. MOS & CMOS logic families. Realization of logic gates in RTL, DTL, ECL, C-MOS & MOSFET.	8
4	<b>Combinational Circuits:</b> Combinational logic circuit design, adder, subtractor, BCD adder encoder, decoder, BCD to 7-segment decoder, multiplexer demultiplexer.	8
5	<b>Sequential Circuits:</b> Latches, Flip-flops - SR, JK, D, T, and Master-Slave Characteristic table and equation, counters and their design, Synchronous counters – Synchronous Up/Down counters – Programmable counters – State table and state transition diagram, sequential circuits design methodology. Registers – shift registers.	8
<b>TOTAL</b>		<b>40</b>

Office of Dean Academic Affairs  
Rajasthan Technical University, Kota