Tanish Taneja

2021112011

#### **Overview**

- We have to build an ALU with the following functionalities:
  - i) AND
  - ii) XOR
  - iii) ADD
  - iv) SUB (using 2's complement)
- All operations are on signed 64 bit input numbers x and y and return a signed 64 bit output ans and an overflow bit
- A control bit is taken as input which indicates the operation to be performed :
  - i) Control 0 ADD x and y
  - ii) Control 1 SUB y from x
  - iii) Control 2 AND x and y
  - iv) Control 3 XOR x and y

#### **AND**

- All the required verilog files are found within the AND directory.
- The implementation is using a simple for loop which does the bitwise AND operation.
- and-64.v defines the module and and-testbench.v is the testbench for the same.
- To compile and see results, run

iverilog -o and and-64.v and-testbench.v
vvp and
gtkwave and-dump.vcd

```
♥ 07:47 vvp and
VCD info: dumpfile and-dump.vcd opened for output.
A = 0, B = 0 \rightarrow Ans = 0
A = 13980330, B = 5418682 -> Ans = 5243562
A = 5518809, B = 3954438 -> Ans = 1316096
A = 16032346, B = 15971195 -> Ans = 15770202
A = 587619328768, B = 9923145637281 -> Ans = 1083310336
A = -78382942, B = -35682899912 -> Ans = -35684997088
A = 303379748, B = -1064739199 -> Ans = 70656
A = -2071669239, B = -1309649309 -> Ans = -2139073023
A = 112818957, B = 1189058957 -> Ans = 110696717
A = -1295874971, B = -1992863214 -> Ans = -2147352576
A = 15983361, B = 114806029 -> Ans = 13877505
A = 992211318, B = 512609597 -> Ans = 436322612
```

## **XOR**

- All the required verilog files are found within the XOR directory.
- The implementation is using a simple for loop which does the bitwise xor operation.
- $\sqrt{64.v}$  defines the module and  $\sqrt{cr-testbench.v}$  is the testbench for the same.
- To compile and see results, run

iverilog -o xor xor-64.v xor-testbench.v
vvp xor
gtkwave xor-dump.vcd

```
♥ 08:03 vvp xor
VCD info: dumpfile xor-dump.vcd opened for output.
A = 0, B = 0 \rightarrow Ans = 0
A = 13980330, B = 5418682 -> Ans = 8911888
A = 5518809, B = 3954438 -> Ans = 6841055
A = 16032346, B = 15971195 -> Ans = 463137
A = 587619328768, B = 9923145637281 -> Ans = 10508598345377
A = -78382942, B = -35682899912 -> Ans = 35608711322
A = 303379748, B = -1064739199 -> Ans = -761500763
A = -2071669239, B = -1309649309 -> Ans = 896827498
A = 112818957, B = 1189058957 -> Ans = 1080484480
A = -1295874971, B = -1992863214 -> Ans = 1005966967
A = 15983361, B = 114806029 -> Ans = 103034380
A = 992211318, B = 512609597 -> Ans = 632175691
```

## **ADD**

- All the required verilog files are found within the ADD directory.
- The implementation is using 64 1 bit full adders (which have a sum and carry). We also have an overflow which is used to check whether out output fits within the size of 64 bits or not.
- add-1.v, add- 64.v define the module and add-testbench.v is the testbench for the same.
- To compile and see results, run

```
iverilog -o add add-1.v add-64.v add-testbench.v
vvp add
gtkwave add-dump.vcd
```

```
V 21:52 VVP <u>add</u>
VCD info: dumpfile add-dump.vcd opened for output.
A = 0, B = 0 \rightarrow Ans = 0, Overflow = 0
Overflow = 0
A = 13980330, B = 5418682 -> Ans = 19399012, Overflow = 0
Overflow = 0
A = 5518809, B = 3954438 -> Ans = 9473247, Overflow = 0
Overflow = 0
A = 16032346, B = 15971195 -> Ans = 32003541, Overflow = 0
 Overflow = 0
A = 587619328768, B = 9923145637281 -> Ans = 10510764966049, Overflow = 0
 Overflow = 0
A = -78382942, B = -35682899912 -> Ans = -35761282854, Overflow = 0
Overflow = 0
A = 9223372036854775806, B = 1 -> Ans = 9223372036854775807, Overflow = 0
Overflow = 0
A = 9223372036854775806, B = 2 -> Ans = -9223372036854775808, Overflow = 1
Overflow = 1
A = 303379748, B = -1064739199 -> Ans = -761359451, Overflow = 0
Overflow = 0
A = -2071669239, B = -1309649309 -> Ans = -3381318548, Overflow = 0
Overflow = 0
A = 112818957, B = 1189058957 -> Ans = 1301877914, Overflow = 0
```

```
| Signals | Waves | 100 ms | 200 ms ms | 2
```

## **SUB**

- All the required verilog files are found within the SUB directory.
- The implementation is using the adders with the only difference being we first find the 2s complement of the number to be subtracted and add that.
- [not-64.v, sub-] 64.v define the module (the add-64.v module is also used) and subtestbench.v is the testbench for the same.
- To compile and see results, run

```
iverilog -o sub sub-64.v not-64.v helper.v sub-testbench.v
vvp sub
gtkwave sub-dump.vcd
```

```
♥ 21:57 VVP <u>sub</u>
VCD info: dumpfile sub-dump.vcd opened for output.
A = 0, B = 0 -> Ans = 0, Overflow = 0
Overflow = 0
A = 13980330, B = 5418682 -> Ans = 8561648, Overflow = 0
Overflow = 0
A = 5518809, B = 3954438 -> Ans = 1564371, Overflow = 0
Overflow = 0
A = 16032346, B = 15971195 -> Ans = 61151, Overflow = 0
Overflow = 0
A = 587619328768, B = 9923145637281 -> Ans = -9335526308513, Overflow = 0
Overflow = 0
A = -9223372036854775806, B = 1 -> Ans = -9223372036854775807, Overflow = 0
Overflow = 0
A = -9223372036854775806, B = 2 -> Ans = -9223372036854775808, Overflow = 0
Overflow = 0
A = 9223372036854775806, B = -2 -> Ans = -9223372036854775808, Overflow = 1
Overflow = 1
A = 303379748, B = -1064739199 -> Ans = 1368118947, Overflow = 0
Overflow = 0
A = -2071669239, B = -1309649309 -> Ans = -762019930, Overflow = 0
Overflow = 0
A = 112818957, B = 1189058957 -> Ans = -1076240000, Overflow = 0
Overflow = 0
```

# **ALU**

- All the required verilog files are found within the ALU directory.
- The implementation is using all the modules (contained in <a href="helper.v">helper.v</a>) we have defined earlier and using a switch case to decide based on the control bit.
- alu.v define the module and alu-testbench.v is the testbench for the same.
- To compile and see results, run

```
iverilog -o alu helper.v alu.v alu-testbench.vcd
vvp alu
gtkwave alu-dump.vcd
```



