

64-Bit ALU

Tanish Taneja

2021112011

Overview


- We have to build an ALU with the following functionalities :
 - i) AND
 - ii) XOR
 - iii) ADD
 - iv) SUB (using 2's complement)
 - All operations are on signed 64 bit input numbers `x` and `y` and return a signed 64 bit output `ans` and an `overflow` bit
 - A control bit is taken as input which indicates the operation to be performed :
 - i) Control 0 - ADD x and y
 - ii) Control 1 – SUB y from x
 - iii) Control 2 – AND x and y
 - iv) Control 3 – XOR x and y
-

AND

- All the required verilog files are found within the AND directory.
- The implementation is using a simple `for loop` which does the bitwise `AND` operation.
- `and-64.v` defines the module and `and-testbench.v` is the testbench for the same.
- To compile and see results, run

```
iverilog -o and and-64.v and-testbench.v  
vvp and  
gtkwave and-dump.vcd
```

[illegible]




XOR

- All the required verilog files are found within the XOR directory.
- The implementation is using a simple `for loop` which does the bitwise `XOR` operation.
- `xor-64.v` defines the module and `xor-testbench.v` is the testbench for the same.
- To compile and see results, run

```
iverilog -o xor xor-64.v xor-testbench.v
vvp xor
gtkwave xor-dump.vcd
```

[illegible]




ADD

- All the required verilog files are found within the ADD directory.
- The implementation is using 64 **1 bit** full adders (which have a sum and carry). We also have an overflow which is used to check whether our output fits within the size of 64 bits or not.
- **add-1.v**, **add-64.v** define the module and **add-testbench.v** is the testbench for the same.
- To compile and see results, run

```
iverilog -o add add-1.v add-64.v add-testbench.v
vvp add
gtkwave add-dump.vcd
```

[illegible]




SUB

- All the required verilog files are found within the SUB directory.
- The implementation is using the adders with the only difference being we first find the **2s complement** of the number to be subtracted and add that.
- **not-64.v**, **sub-64.v** define the module (the **add-64.v** module is also used) and **sub-testbench.v** is the testbench for the same.
- To compile and see results, run

```
iverilog -o sub sub-64.v not-64.v helper.v sub-testbench.v
vvp sub
gtkwave sub-dump.vcd
```


[illegible]



ALU

- All the required verilog files are found within the ALU directory.
- The implementation is using all the modules (contained in `helper.v`) we have defined earlier and using a switch case to decide based on the control bit.
- `alu.v` define the module and `alu-testbench.v` is the testbench for the same.
- To compile and see results, run

```
iverilog -o alu helper.v alu.v alu-testbench.vcd
vvp alu
gtkwave alu-dump.vcd
```

```
tani ~/assignment-1-alu-tanish/ALU P main x! ? 22:32 vvp alu
VCD info: dumpfile alu-dump.vcd opened for output.
0 A = 0 B = 0 Control = 00 Ans = 0 Overflow = 0
12 A = 303379748 B = -1064739199 Control = 00 Ans = -761359451 Overflow = 0
14 A = -2071669239 B = -1309649309 Control = 00 Ans = -3381318548 Overflow = 0
16 A = 112818957 B = 1189058957 Control = 00 Ans = 1301877914 Overflow = 0
18 A = 9223372036854775806 B = 2 Control = 00 Ans = -9223372036854775808 Overflow = 1
20 A = -1295874971 B = -1992863214 Control = 01 Ans = 696988243 Overflow = 0
22 A = 15983361 B = 114806029 Control = 01 Ans = -98822668 Overflow = 0
24 A = 992211318 B = 512609597 Control = 01 Ans = 479601721 Overflow = 0
26 A = 9223372036854775806 B = -7 Control = 01 Ans = -9223372036854775803 Overflow = 1
28 A = 1993627629 B = 1177417612 Control = 10 Ans = 1174689676 Overflow = 0
30 A = 2097015289 B = -482925370 Control = 10 Ans = 1614094528 Overflow = 0
32 A = -487095099 B = -720121174 Control = 10 Ans = -1072463744 Overflow = 0
34 A = 1924134885 B = -1143836041 Control = 11 Ans = -914520686 Overflow = 0
36 A = -1993157102 B = 1206705039 Control = 11 Ans = -824308323 Overflow = 0
38 A = 2033215986 B = -411658546 Control = 11 Ans = -1639514308 Overflow = 0
```

