

IESA DeepTech Hackathon

Idea Submission Template

Instructions

- Prepare the solution document as per this template, feel free to modify layouts while keeping core content .
- Kindly keep the maximum slides limit up to six (6-7). (Including the title slide)
- Try to avoid paragraphs and post your idea in points /diagrams / Infographics /pictures .
- You can only use provided template for making the PPT without changing the idea details pointers (mentioned in previous slides).
- You need to save the file in PDF and upload the same on portal. No PPT, Word Doc or any other format will be supported.

FILE NAMING CONVENTION

Team Name_PSNo (E.g. i4C_PS01)

Team Details

Team Name: VisionForge.

SR. NO	ROLE	NAME	ACADEMIC YEAR
1	Team Leader	Tanishq Mahamunkar	Third year
2	Member 1	Pratham Lagad	Third Year
3	Member 2	Shravani Adsul	Third Year

i A team can have up to 4 members including the team leader. Add rows if necessary.

COLLEGE NAME

Sinhgad College of
Engineering,pune

TEAM LEADER CONTACT NUMBER

+91 9309250584

TEAM LEADER EMAIL ADDRESS

Tanishqmahamunkar@gmail.c
om

Problem Statement Addressed



DESCRIPTION / DETAILS

Edge AI-Based Defect Classification System for Semiconductor Wafer/ Die Images

Idea Description – Describe your Idea/Solution/Prototype



KEY CONCEPT & APPROACH

Uses Edge AI to analyze wafer/die images locally AI model runs near inspection hardware No dependency on cloud servers
Enables real-time decision making.

SOLUTION OVERVIEW

Our solution addresses the problem of high-latency manual inspection by providing an automated Edge-AI model. By utilizing grayscale 224x224 input and the ONNX format, we ensure the model effectively runs on NXP i.MX RT series hardware with minimal memory footprint, allowing for immediate defect identification on the assembly line.

Proposed Solution – Describe your Idea/Solution/Prototype



SOLUTION DETAILS

Model Architecture: We developed a lightweight CNN based on MobileNetV2, optimized for the NXP eIQ machine learning framework. **Dataset Engineering:** The MIIC dataset was consolidated into 8 classes and expanded via Data Augmentation (rotation, flipping, and shifting) to exceed 1,000 effective training samples, ensuring model robustness. **Technology Stack:** Training: TensorFlow 2.20.0 with one DNN optimizations. Export: ONNX (Opset 13) for seamless hardware portability. **Edge Hardware Target:** NXP i.MX RT series. **Implementation Strategy:** The pipeline converts raw microscope imagery to normalized grayscale tensors, performs inference on-device, and outputs the defect class with a current validation accuracy of ~65.35%

Innovation and Uniqueness



KEY INNOVATION

Our primary innovation is the seamless integration of a standardized 8-class defect taxonomy with an Edge-ready ONNX model. We have successfully bypassed library-level "output names" bugs during conversion to ensure the model is ready for NXP eIQ hardware deployment.

COMPETITIVE ADVANTAGE

- Efficiency: At a model size of ~27MB, our solution is significantly more compact than standard architectures, making it uniquely suited for the memory-constrained NXP i.MX RT series.
- Robustness: Unlike generic models, ours is specifically tuned for the MIIC dataset and includes a pre-built data organization script to maintain a strictly balanced Train/Validation/Test split for fair evaluation.

Impact and Benefits



Primary Impact

- Enables real-time detection of semiconductor wafer defects
- Reduces manufacturing losses and improves chip yield
- Enhances quality control with fast and reliable Edge AI decisions



Quantifiable Outcomes

- Achieved ~65% defect classification accuracy on wafer images
- Reduced inspection latency from seconds to milliseconds using Edge AI
- Lowered manual inspection effort by up to 50% through automation

Technology & Feasibility/Methodology Used



Describe the technologies, methodologies, or tools you plan to use to implement your idea.

Implementation Strategy

- **Architectural Approach:** We utilized a **Transfer Learning** strategy with a **MobileNetV2** backbone to create a hardware-efficient model. The model was trained for 10 epochs using an Adam optimizer and categorical cross-entropy loss, specifically tuned for the **8 mandatory defect classes**.
- **Feasibility Analysis:** By keeping the model size to **~27MB**, we ensure it fits within the flash memory constraints of the **NXP i.MX RT** series. The use of **ONNX Opset 13** ensures a high-feasibility path for deployment via the **NXP eIQ** framework



Software Architecture



Hardware Components



Development Tools

GitHub & Video Link



GitHub Repository



<https://github.com/tanishq0095/IESA-Semiconductor-Defect-Detection>



Prototype / Simulation Video



{Paste your Video Link here showing simulation or working prototype}

Research and References



Research Background & Methodology

Briefly describe the research foundation or scientific principles supporting your idea.

<https://researchdata.ntu.edu.sg/dataset.xhtml?persistentId=doi:10.21979/N9/WBLTFI>



References & Citations

List key papers, articles, or data sources.

{Ref 1: Title of Paper/Article - Source/URL}

{Ref 2: Title of Paper/Article - Source/URL}

{Ref 3: Title of Paper/Article - Source/URL}