8/19/22, 12:55 PM OneNote

Lab 6

Friday, August 19, 2022 12:49 PM

```
Date: August 19, 2022
                                                                                          DE1_SoC.sv
                                                                                                                                                                            Project: DE1 SoC
                1
                         input logic [3:0] KEY;
input logic [9:0] SW;
output logic [35:0] GPIO_1; // Used for LED board
                                                                   KEY;
        6
                          input logic CLOCK_50;
                         // Turn off HEX displays
assign HEX3 = '1;
assign HEX4 = '1;
      11
      12
13
                         assign HEX5 = '1;
      14
15
16
                         // Reset
logic U;
int position;
int shift;
      17
18
19
20
21
22
23
                          int shift2:
                          int counter;
                         logic rst; // reset - toggle this on startup
assign rst = SW[9];
                          wire addPoint;
                         logic gameover;
logic lp0, lp1, lp2;
      24
25
26
                          //assign gameover = SW[0];
      27
28
29
30
                         logic [31:0] div_clk;
clock_divider cdiv (.clk(CLOCK_50),
                                                                     .divided_clocks(div_clk));
      32
33
                          // Clock selection; allows for easy switching between simulation and board clock:
      34
35
                         logic clkSelect;
                         // Uncomment ONE of the following two lines depending on intention assign clkSelect = CLOCK_50; // for simulation //assign clkSelect = div_clk[14]; // 1526 Hz clock for board
      37
      39
40
                         logic [15:0][15:0]RedPixels; // 16 x 16 array representing red LEDs (row x col) logic [15:0][15:0]GrnPixels; // 16 x 16 array representing green LEDs (row x col)
      41
42
43
                         LEDDriver Driver (.clk(clkSelect), .rst, .EnableCount(1'b1), .RedPixels, .
                GrnPixels, .GPIO_1);
      46
47
                         Press UP(.clk(clkSelect), .reset(rst), .inputButton(KEY[0]), .out(U));
crash_col(.clk(clkSelect), .gA(GrnPixels), .rA(RedPixels), .gameover, .reset(rst
      48
49
                crash col(.clk(clkSelect), .gA(GrnPixels), .rA(RedPixels), .gameover, .reset(rst
), .addPoint);
bird flap(.clk(clkSelect), .rst, .button(U), .gameover, .position);
pipeShift moved.clk(clkSelect), .rst, .gameover, .shift, .counter);
single_hex d0(.clk(clkSelect), .reset(rst), .dv(7'b1000000), .increment(addPoint)
), .display(HEX0), .cycle(lp0));
single_hex d1(.clk(clkSelect), .reset(rst), .dv(7'b1000000), .increment(lp0), .display(HEX1), .cycle(lp1));
single_hex d2(.clk(clkSelect), .reset(rst), .dv(7'b1000000), .increment(lp1), .display(HEX2), .cycle(lp2));
      50
      51
      52
      53
      54
      56
                      always_comb begin
  RedPixels = '0;
  RedPixels[position][13] = 1'b1;
  RedPixels[position + 1][13] = 1'b1;
  RedPixels[position][12] = 1'b1;
  RedPixels[position + 1][12] = 1'b1;
      57
58
      59
      60
      61
                                                                                          Page 1 of 13
                                                                                                                                                                          Revision: DE1 SoC
Date: August 19, 2022
                                                                                                                                                                            Project: DE1_SoC
                                                                                          DE1 SoC.sv
                      always_comb begin

GrnPixels = '0;

for(int i = 0; i < 16; i++) begin

if(counter % 17 == 0) begin

GrnPixels[15][shift] = 1'b1;

GrnPixels[14][shift] = 1'b1;

GrnPixels[13][shift] = 1'b1;

GrnPixels[12][shift] = 1'b1;

GrnPixels[11][shift] = 1'b1;

GrnPixels[10][shift] = 1'b1;

GrnPixels[9][shift] = 1'b1;

GrnPixels[0][shift] = 1'b1;

end
      66
      68
69
      75
76
                                    else if(counter % 13 == 0) begin
```

```
GrnPixels[15][Snirt] = 1 01;

GrnPixels[14][Shift] = 1'b1;

GrnPixels[13][Shift] = 1'b1;

GrnPixels[12][Shift] = 1'b1;

GrnPixels[11][Shift] = 1'b1;

GrnPixels[10][Shift] = 1'b1;

GrnPixels[1][Shift] = 1'b1;

GrnPixels[0][Shift] = 1'b1;
     81
     82
     84
     86
                                                                         end
                                                                       end
else if(counter % 11 == 0) begin
   GrnPixels[13] [shift] = 1'b1;
   GrnPixels[14] [shift] = 1'b1;
   GrnPixels[15] [shift] = 1'b1;
    88
89
    90
91
                                                                                       GrnPixels[15][Snift] = 1 bl;
GrnPixels[1][shift] = 1 bl;
GrnPixels[1][shift] = 1 bl;
GrnPixels[2][shift] = 1 bl;
GrnPixels[12][shift] = 1 bl;
GrnPixels[11][shift] = 1 bl;
    92
    95
96
    97
98
                                                                    end
else if(counter % 7 == 0) begin
GrnPixels[0][shift] = 1'b1;
GrnPixels[1][shift] = 1'b1;
GrnPixels[2][shift] = 1'b1;
GrnPixels[3][shift] = 1'b1;
GrnPixels[4][shift] = 1'b1;
GrnPixels[5][shift] = 1'b1;
GrnPixels[6][shift] = 1'b1;
GrnPixels[7][shift] = 1'b1;
end
     99
100
101
102
103
104
105
107
108
                                                                       end
else if(counter % 5 == 0) begin
   GrnPixels[15][shift] = 1'b1;
   GrnPixels[0][shift] = 1'b1;
   GrnPixels[1][shift] = 1'b1;
   GrnPixels[2][shift] = 1'b1;
   GrnPixels[3][shift] = 1'b1;
   GrnPixels[4][shift] = 1'b1;
   GrnPixels[5][shift] = 1'b1;
   GrnPixels[6][shift] = 1'b1;
109
110
112
113
114
115
116
117
119
                                                                       end
else if(counter % 3 == 0) begin
   GrnPixels[14][shift] = 1'b1;
   GrnPixels[15][shift] = 1'b1;
   GrnPixels[0][shift] = 1'b1;
   GrnPixels[1][shift] = 1'b1;
   GrnPixels[2][shift] = 1'b1;
   GrnPixels[3][shift] = 1'b1;
   GrnPixels[4][shift] = 1'b1;
   GrnPixels[5][shift] = 1'b1;
   GrnPixels[5][shift] = 1'b1;
120
121
122
124
126
128
129
                                                                         else if(counter % 2 == 0) begin
131
```

Page 2 of 13

Revision: DE1_SoC

```
DE1_SoC.sv
Date: August 19, 2022
                                                                                                                                                                                                                                                                                                                                                                                  Project: DE1_SoC
                                                                                          GrnPixels[13][shift] = 1'b1;

GrnPixels[14][shift] = 1'b1;

GrnPixels[15][shift] = 1'b1;

GrnPixels[0][shift] = 1'b1;

GrnPixels[1][shift] = 1'b1;

GrnPixels[2][shift] = 1'b1;

GrnPixels[3][shift] = 1'b1;

GrnPixels[4][shift] = 1'b1;
        132
        134
         135
         136
         137
         138
        139
                                                                             end
else begin
        141
         142
                                                                                          se begin

GrnPixels[12][shift] = 1'b1;

GrnPixels[13][shift] = 1'b1;

GrnPixels[14][shift] = 1'b1;

GrnPixels[15][shift] = 1'b1;

GrnPixels[0][shift] = 1'b1;

GrnPixels[1][shift] = 1'b1;

GrnPixels[2][shift] = 1'b1;

GrnPixels[3][shift] = 1'b1;
        143
144
         146
        148
149
                                                                            end
if(shift > 7) begin
    GrnPixels[15][shift-8] = 1'b1;
    GrnPixels[14][shift-8] = 1'b1;
    GrnPixels[13][shift-8] = 1'b1;
    GrnPixels[12][shift-8] = 1'b1;
    GrnPixels[11][shift-8] = 1'b1;
    GrnPixels[0][shift-8] = 1'b1;
    GrnPixels[9][shift-8] = 1'b1;
    GrnPixels[0][shift-8] = 1'b1;
    GrnPixels[0][shift-8] = 1'b1;
end
         151
        153
        155
156
        158
         160
                                                                            end
if(shift < 8 & counter > 1) begin
    GrnPixels[15][shift+8] = 1'b1;
    GrnPixels[14][shift+8] = 1'b1;
    GrnPixels[13][shift+8] = 1'b1;
    GrnPixels[12][shift+8] = 1'b1;
    GrnPixels[11][shift+8] = 1'b1;
    GrnPixels[0][shift+8] = 1'b1;
    GrnPixels[0][shift+8] = 1'b1;
    GrnPixels[0][shift+8] = 1'b1;
    GrnPixels[0][shift+8] = 1'b1;
end
         161
         162
         163
         165
         166
         167
         168
         169
                                               end
end
end
        170
         171
       172
173
                                    endmodule
```

```
module DE1_SoC_testbench ();
  logic CLOCK_50;
  logic [3:0] KEY;
177
178
            logic
logic
                           SW;
LEDR;
180
181
182
            logic
                           HEXO;
183
            logic
logic
                           HEX1:
185
            logic [35:0] GPIO_1;
187
            DE1_SoC dut (CLOCK_50, GPIO_1, HEX0, HEX1, HEX2, LEDR, KEY, SW);
188
           // Set up the clock
parameter CLOCK_PERIOD=100;
189
190
192
          initial CLOCK_50=1;
193
194
195
          always begin
196
             #(CLOCK_PERIOD/2); CLOCK_50 = ~CLOCK_50;
197
```

Page 3 of 13 Revision: DE1_SoC

```
Date: August 19, 2022
                                                                                                   DE1_SoC.sv
                                                                                                                                                                                            Project: DE1_SoC
                       // Set up the inputs to the design (each line is a clock cycle)
                       initial begin
    202
    203
                                SW[9] <= 1;
SW[9] <= 0;
SW[8:0] <= 9'b100000000;
                                                                                                      @(posedge CLOCK_50);
@(posedge CLOCK_50);
@(posedge CLOCK_50);
    204
205
                                                                                                      @(posedge CLOCK_50);
@(posedge CLOCK_50);
    207
    208
                                       ([0] <= 0;
([0] <= 1;
([0] <= 0;
([0] <= 1;
    209
210
                                KEY
KEY
                                                                                                      @(posedge CLOCK_50)
@(posedge CLOCK_50)
                                                <= 1;
<= 0;
<= 1;
<= 0;
<= 1;
<= 0;
                                                                                                      @(posedge CLOCK_50);
@(posedge CLOCK_50);
@(posedge CLOCK_50);
@(posedge CLOCK_50);
@(posedge CLOCK_50);
@(posedge CLOCK_50);
    211
212
                                KEY TO
    213
214
                                KEY
                                 KEY
                                KEY
                                                                                                      @(posedge CLOCK_50);
                                        [0] <=
[0] <=
[0] <=
[0] <=
[0] <=
    216
217
                                                <= 1;
<= 0;
<= 1;
                                 KEY
                                KEY
    218
219
                                KEY
                                                <= 0;
<= 1;
                                KE)
                                KEY
    221
222
                                SW[9]
SW[9]
                                              <= 1;
<= 0;
                                                                                                      @(posedge CLOCK_50);
@(posedge CLOCK_50);
@(posedge CLOCK_50);
    223
224
                                KEŸ
                                KEY
                                                <= 1;
<= 0;
    225
                                                <= 0;
<= 1;
<= 0;
<= 1;
<= 0;
    226
227
                                                                                                      @(posedge CLOCK_50)
@(posedge CLOCK_50)
                                KEY
                                KEY
                                                                                                      @(posedge CLOCK_50);
@(posedge CLOCK_50);
@(posedge CLOCK_50);
    228
229
                                 KEY
                                KEY
    230
                                 KEY
                                                <= 0;
<= 1;
                                                                                                      @(posedge CLOCK_50);
@(posedge CLOCK_50);
    231
                                KEY
                                KEY
                                                                                                      @(posedge CLOCK_50)
@(posedge CLOCK_50)
@(posedge CLOCK_50)
@(posedge CLOCK_50)
@(posedge CLOCK_50)
    233
234
                                KEY
KEY
                                                <= 0;
<= 1;
<= 0;
    235
                                KEY
                                                <= 1;
<= 0;
    236
                                KEY
    237
    238
239
240
                                KEY[0] <= 1;

KEY[0] <= 0;

KEY[0] <= 1;

KEY[0] <= 0;
                                                                                                      @(posedge CLOCK_50);
@(posedge CLOCK_50);
@(posedge CLOCK_50);
@(posedge CLOCK_50);
    241
    242
243
244
245
                                                            //End the simulation
                            $stop;
                       end
    246
247
248
                  endmodule
    249
250
                  module DFFs( clk, reset, D, Q);
                         output logic Q;
input logic clk, reset, D;
    251
252
    254
255
                         parameter NumOfDff = 2;
logic [ NumOfDff - 1 : 0 ] q;
                         always_ff @( posedge clk ) begin
  if ( reset == 1'b1 ) begin
    q <= '0;
  end else begin
    q <= { q[ NumOfDff - 2 : 0], D };
end
end</pre>
    256
257
    259
     260
    261
    262
     263
    264
    265
                         assign Q = q[ NumOfDff - 1 ];
    266
267
                  endmodule
```

Page 4 of 13 Revision: DE1_SoC

8/19/22, 12:55 PM OneNote

```
Date: August 19, 2022
                                                                                            DE1_SoC.sv
                                                                                                                                                                               Project: DE1_SoC
    268
                module Input (clk, reset, KEYS, D);
  input logic clk, reset, KEYS;
  output logic D;
  Press up (.clk, .reset, .inputButton(KEYS) , .out(D));
    269
    270
    271
    272
273
    274
275
                 endmodule
    276
277
278
                 module Input_testbench();
    logic clk, reset, KEYS;
                        logic D;
    280
    281
                        parameter CLOCK_PERIOD=100;
                        initial begin clk <= 0;
    282
    283
    284
285
                              forever #(CLOCK_PERIOD/2) clk <= ~clk;</pre>
    286
    287
                       Input dut (clk, reset, KEYS, D);
    288
    289
290
                        initial begin
    291
                                                                                                  @(posedge clk);
@(posedge clk);
@(posedge clk);
@(posedge clk);
                                    reset <= 1; KEYS <= 0;
    292
    294
                                    reset <= 0;
    295
                                                                                                  @(posedge clk);
@(posedge clk);
@(posedge clk);
    296
297
                                    KEYS <= 1:
    298
                                                                                               @(posedge clk);
@(posedge clk);
@(posedge clk);
@(posedge clk);
@(posedge clk);
    299
    301
302
                                    reset <= 1; KEYS<= 0;
    303
                                                                                         @(posedge clk);
@(posedge clk);
@(posedge clk);
@(posedge clk);
    304
                                    KEYS <= 1;
    306
    307
                                    reset<=1;
    308
                                                                                         @(posedge clk);
    309
                       $stop;
end
    311
    312
313
314
                endmodule
    315
                 module LEDDriver #(parameter FREQDIV = 0) (GPIO_1, RedPixels, GrnPixels, EnableCount
    316
                         lk, rst);
output logic [35:0] GPIO_1;
input logic [15:0] [15:0] RedPixels;
input logic [15:0] [15:0] GrnPixels;
input logic EnableCount, clk, rst;
    317
    318
    319
    320
    321
                          logic [(FREQDIV + 3):0] Counter;
logic [3:0] RowSelect;
assign RowSelect = Counter[(FREQDIV + 3):FREQDIV];
    322
    323
    324
    325
    326
327
                          always_ff @(posedge clk)
                          begin
                                  if(rst) Counter <= 'b0;
if(EnableCount) Counter <= Counter + 1'b1;</pre>
    329
    330
    331
332
                 assign GPIO_1[35:32] = RowSelect;
assign GPIO_1[31:16] = { GrnPixels[RowSelect][0], GrnPixels[RowSelect][1],
GrnPixels[RowSelect][2], GrnPixels[RowSelect][3], GrnPixels[RowSelect][4], GrnPixels
    333
                                                                                            Page 5 of 13
                                                                                                                                                                             Revision: DE1 SoC
                                                                                            DE1_SoC.sv
Date: August 19, 2022
                                                                                                                                                                                Project: DE1 SoC
                [RowSelect][5], GrnPixels[RowSelect][6], GrnPixels[RowSelect][7], GrnPixels[
RowSelect][8], GrnPixels[RowSelect][9], GrnPixels[RowSelect][10], GrnPixels[
RowSelect][11], GrnPixels[RowSelect][12], GrnPixels[RowSelect][13], GrnPixels[
RowSelect][14], GrnPixels[RowSelect][15] };
assign GPIO_1[15:0] = { RedPixels[RowSelect][0], RedPixels[RowSelect][1], RedPixels[RowSelect][2], RedPixels[RowSelect][4], RedPixels[RowSelect][5], RedPixels[RowSelect][7], RedPixels[RowSelect][7], RedPixels[RowSelect][7], RedPixels[RowSelect][1], RedPixels[RowSelect][1], RedPixels[RowSelect][1], RedPixels[RowSelect][1], RedPixels[RowSelect][1], RedPixels[RowSelect][1], RedPixels[RowSelect][14], RedPixels[RowSelect][15] };
endmodule
    334
    336
337
                module LEDDriver_Test();
  logic clk, rst, EnableCount;
  logic [15:0] [15:0] RedPixels;
  logic [15:0] [15:0] GrnPixels;
  logic [35:0] GPIO_1;
    339
    341
342
                          LEDDriver #(.FREQDIV(2)) Driver(.GPIO_1, .RedPixels, .GrnPixels, .EnableCount, .
                 clk, .rst);
    344
                          initial
```

```
begin
                          clk <= 1'b0;
                           forever #50 clk <= ~clk;
348
350
351
                   initial
                   begin
                          EnableCount <= 1'b0;
RedPixels <= '{default:0};
GrnPixels <= '{default:0};</pre>
353
355
                          @(posedge clk);
356
                          rst <= 1; @(posedge clk);
rst <= 0; @(posedge clk);
@(posedge clk); @(posedge clk); @(posedge clk);</pre>
358
360
                         GrnPixels[1][1] <= 1'b1; @(posedge clk);
EnableCount <= 1'b1; @(posedge clk); #1000;
RedPixels[2][2] <= 1'b1;
RedPixels[2][3] <= 1'b1;
GrnPixels[2][3] <= 1'b1; @(posedge clk); #1000;
EnableCount <= 1'b0; @(posedge clk); #1000;
GrnPixels[1][1] <= 1'b0; @(posedge clk);</pre>
362
363
364
365
367
368
369
370
371
           endmodule
372
          module LEDDriver_TestPhysical(CLOCK_50, rst, Speed, GPIO_1);
  input logic CLOCK_50, rst;
  input logic [9:0] Speed;
  output logic [35:0] GPIO_1;
  logic [15:0][15:0]RedPixels;
  logic [15:0] [15:0]GrnPixels;
  logic [31:0] Counter;
  logic EnableCount;
374
375
376
377
378
379
380
                   logic EnableCount;
381
382
           LEDDriver \#(.FREQDIV(15)) Driver (.clk(CLOCK_50), .rst, .EnableCount, .RedPixels, .GrnPixels, .GPIO_1);
383
                                                                    F E D C B A 9 8 7 6 5 4 3 2 1 0
385
                  386
387
388
389
390
```

Page 6 of 13 Revision: DE1 SoC

```
Date: August 19, 2022
                                                            DE1 SoC.sv
                                                                                                                   Project: DE1_SoC
                                                 assign RedPixels[05] = assign RedPixels[06] = assign RedPixels[07] = assign RedPixels[08] =
  393
                assign RedPixels[08] =
assign RedPixels[10] =
assign RedPixels[11] =
assign RedPixels[11] =
assign RedPixels[12] =
assign RedPixels[13] =
assign RedPixels[14] =
assign RedPixels[15] =
   395
   396
   397
  398
   400
   401
  402
403
                404
  405
                                                  assign GrnPixels[04] assign GrnPixels[05]
  407
   408
                 assign GrnPixels[06]
assign GrnPixels[07]
assign GrnPixels[08]
  409
  410
                412
  414
415
  416
  417
  419
420
                 always_ff @(posedge CLOCK_50)
                begin
if(rst) Counter <= 'b0;
   421
  422
   423
  424
                      begin
                            Counter <= Counter + 1'b1; if(Counter >= Speed)
  426
   427
                            begin
                                  EnableCount <= 1'b1;
Counter <= 'b0;
  429
430
                            else EnableCount <= 1'b0;</pre>
  431
   432
                      end
  433
434
                 end
           endmodule
           module Press (clk, reset, inputButton, out);
input logic clk, reset;
input logic inputButton;
output logic out;
  436
  438
   439
```

```
DFFs d0 (.clk, .reset, .D(~inputButton), .Q(tempOut));
   443
444
445
446
                enum logic [1:0] {off = 2'b00, semi= 2'b01, on = 2'b11} ps, ns;
   447
               always_comb begin
                    case (ps)
off:
if(tempOut) begin
   448
449
   451
                             end else begin
                                                                                                    ns = off;
                             end
                        semi:
if(tempOut) begin
end else begin
   455
456
                                                                                                    ns = semi;
                                                                                                    ns = on;
                         on:
                                                              Page 7 of 13
                                                                                                                    Revision: DE1 SoC
Date: August 19, 2022
                                                              DE1_SoC.sv
                                                                                                                      Project: DE1_SoC
   459
                             begin
end
                                                                                                    ns = off:
   461
   462
                         //default: ns = off;
               endcase
end
   463
464
   466
               assign out = (ps == on);
   467
               468
   469
               else
end
   470
471
   472
473
474
           endmodule
           module bird (clk, rst, button, gameover, position);
   475
476
477
478
479
                        input logic clk, rst, button, gameover;
output int position;
                         int gravity;
   480
481
                        always_ff @ (posedge clk) begin
  if (rst) begin
  position <= 5;</pre>
   483
                                 gravity <= 0;
                             end
   485
   486
                             else begin
                                 if (gameover) begin
   position <= position;
end</pre>
   487
488
                                 else if (position == 14 & ~button) begin position <= 14;
   489
   490
491
                                 end else if (position == 0 & button) begin position <= 0; end
   492
   493
   494
495
                                 else if (button) begin
position <= position - 1;
end
   496
   497
498
                                 else if (~button) begin
  gravity <= gravity + 1;
  if(gravity % 500 == 0) begin</pre>
   499
500
                                 position <= position + 1;
end
   501
502
   503
504
   505
                             end
   506
507
                         end
           endmodule
   508
   509
           module bird_testbench();
               logic clk, rst, button, gameover; int position;
   510
511
512
513
514
               bird dut (.clk, .rst, .button, .position, .gameover);
   515
516
                    parameter CLOCK_PERIOD=100;
initial begin
  clk <= 0;
  forever #(CLOCK_PERIOD/2) clk <= ~clk;</pre>
   517
   518
   519
   520
                    initial begin
  rst <= 1; @(posedge c1k);
  rst <= 0; @(posedge c1k);
  repeat (16) begin</pre>
   521
   522
523
524
                             button <= 1; @(posedge clk);
button<= 0; @(posedge clk);</pre>
```

Page 8 of 13 Revision: DE1_SoC

Date: August 19, 2022 DE1_SoC.sv Project: DE1_SoC

```
button<= 0; @(posedge clk);
button<= 0; @(posedge clk);
button <= 1; @(posedge clk);
button<= 0; @(posedge clk);</pre>
   529
   530
   531
532
                                 button <= 1; @(posedge clk);
                           end
gameover <= 1; @(posedge clk);
button <= 1; @(posedge clk);
button <= 0; @(posedge clk);
button <= 1; @(posedge clk);
button <= 0; @(posedge clk);
rst <= 1; @(posedge clk);
rst <= 0; @(posedge clk);
gameover <= 0; @(posedge clk);</pre>
   534
   539
   541
                       $stop;
                       end
   543
544
             endmodu1e
             /* divided_clocks[0] = 25MHz, [1] = 12.5Mhz, ...
[23] = 3Hz, [24] = 1.5Hz, [25] = 0.75Hz, ... */
module clock_divider (clk, rst, divided_clocks);
   545
546
   548
549
              input logic clk, rst;
output logic [31:0] divided_clocks = 0;
   550
              always_ff @(posedge clk) begin
  divided_clocks <= divided_clocks + 1;</pre>
   551
   553
   554
   555
556
             endmodule
             module crash (clk, reset, gA, rA, gameover, addPoint);
input logic clk, reset;
input logic [15:0] [15:0] gA, rA;
   558
   560
                  output logic gameover, addPoint;
   561
   562
                 reg psc, nsc;
reg [15:0] psp, nsp;
   563
            565
   567
   568
   569
   570
   571
                           nsp = gA[0][14];
   572
   573
574
575
576
                  end
                  assign gameover = psc; assign addPoint = \sim(psp == 1'b0) & (gA[0][14] != 1'b1);
                  always @(posedge clk)
                       if(reset) begin

psc <= 1'b0;

psp <= 1'b0;

end
   578
   580
   581
                       else begin
                           psc <= nsc;
psp <= nsp;</pre>
   583
   584
                       end
             endmodule
   586
   588
                                                                      Page 9 of 13
                                                                                                                                   Revision: DE1_SoC
Date: August 19, 2022
                                                                      DE1_SoC.sv
                                                                                                                                     Project: DE1_SoC
             module crash_testbench ();
   590
                  logic clk, reset;
logic [15:0][15:0] gA, rA;
   591
                  logic resetgame, addPoint;
   593
                  crash dut (clk, reset, gA, rA, resetgame, addPoint);
   595
   596
                  // Set up the clock
parameter CLOCK_PERIOD = 100;
   597
   598
   599
                  initial begin
                       clk <= 0;
forever #(CLOCK_PERIOD/2) clk <= ~clk;</pre>
   600
   601
   602
603
                  // Set up the inputs to the design. Each line is a clock cycle. initial begin % \left( 1\right) =\left( 1\right) ^{2}
   604
   605
   606
                                           [16'b00000000000000000],
```

{16'b000000000000000000} {16'b000000000000000000

16'b000000000000000000

607

608

609 610

612

614

615

gA <= {

```
[16'b0000000000000000000]
                                    620
621
                 622
623
624
                                                                                                                @(posedge clk
625
                 rA[0] <= 16'b0100000010110101; gA[0] <= 16'b001000000000000; rA[1] <= 16'b100000001111111; gA[1] <= 16'b10000000000000; / collosion
626
                                                                                                                @(posedge clk);
@(posedge clk
                 628
                                                                                                                @(posedge clk);
                                                                                                                @(posedge clk
        );
              //crash
                 TA[2] <= 16'b0100000010101111; gA[2] <= 16'b1000000000000000; rA[3] <= 16'b0001000010101111; gA[3] <= 16'b00010000000000000;
                                                                                                                @(posedge clk);
631
                                                                                                                @(posedge clk
             // crash
                 rA[3] <= 16'b0100000011010101; gA[3] <= 16'b1000000000000000; rA[4] <= 16'b0000100011010101; gA[4] <= 16'b0000100000000000;
632
                                                                                                                @(posedge clk);
                                                                                                                @(posedge clk
633
                 634
                                                                                                                @(posedge clk);
@(posedge clk
635
              // crash
                 rA[5] <= 16'b0100000010110101; gA[5] <= 16'b1000000000000000; rA[6] <= 16'b0000001010110101; gA[6] <= 16'b0000001000000000;
636
                                                                                                                @(posedge c1k);
637
                                                                                                                @(posedge clk
             // crash
                 rA[6] <= 16'b0100000000000000; gA[6] <= 16'b100000000000000; rA[7] <= 16'b000000010000000; gA[7] <= 16'b000000100000000;
                                                                                                                @(posedge clk);
@(posedge clk
639
        ); // crash
                 / crash
rA[7] <= 16'b0100000000000000; gA[2] <= 16'b100000000000000;
repeat (16) begin
; @(posedge clk);
rA[5][12] <= 1'b1; @(posedge clk);
rA[5][13] <= 1'b1; @(posedge clk);
rA[6][12] <= 1'b1; @(posedge clk);
rA[6][13] <= 1'b1; @(posedge clk);
640
                                                                                                                @(posedge clk);
641
643
644
645
646
                                   <= 16'b1010110101100010; @(posedge clk);
648
```

Page 10 of 13 Revision: DE1_SoC

```
Date: August 19, 2022
                                                                DE1_SoC.sv
                                                                                                                          Project: DE1 SoC
   649
                $stop; // End the simulation
   651
   652
   653
   654
           module pipeShift (clk, rst, gameover, shift, counter);
                         input logic clk, rst, gameover;
output int shift;
output int counter;
   656
   658
   659
   660
                         int count;
   661
                         always_ff @ (posedge clk) begin
   if (rst) begin
    shift <= 0;</pre>
   663
   665
                                   count <= 0:
   666
                                   counter <= 0;
   667
                              else begin
   668
   669
                                       (gameover) begin
   670
                                       shift <= shift;
   671
                                   end
                                   else if (shift == 16) begin
shift <= 0;
   672
   673
   674
                                       counter <= counter + 1;
   675
                                   end
                                   else begin
                                       count <= count + 1;
if(count % 200 == 0) begin
    shift <= shift + 1;</pre>
   677
   678
   679
                                       end
   680
   681
                                   end
                              end
   682
   683
                         end
   684
            endmodule
   685
   686
            module pipeShift_testbench();
                logic clk, rst, gameover;
int shift, counter;
   687
   689
                pipeShift dut (.clk, .rst, .gameover);
   690
   691
                     parameter CLOCK_PERIOD=100;
   692
   693
                     initial begin
clk <= 0:
   694
                          forever #(CLOCK_PERIOD/2) clk <= ~clk;
   695
   696
   697
                     initial begin
  rst <= 1;  @(posedge clk);
  rst <= 0;  @(posedge clk);
  repeat (16)  @(posedge clk);
  gameover <= 1;  @(posedge clk);
  rst <= 1;  @(posedge clk);
  rst <= 0;  @(posedge clk);</pre>
   698
   699
   700
   701
   702
   703
   704
                         gameover <= 0; @(posedge clk);</pre>
```

```
OneNote
    706
                                repeat (16) @(posedge cIk);
                           $stop;
    707
708
               end
endmodule
    709
    710
    711
712
713
714
               module single_hex(clk, reset, dv, increment, display, cycle);
input clk, reset, increment;
input [6:0] dv;
output cycle;
output [6:0] display;
                                                                                 Page 11 of 13
                                                                                                                                                          Revision: DE1 SoC
Date: August 19, 2022
                                                                                                                                                            Project: DE1_SoC
                                                                                  DE1_SoC.sv
    717
                                            zero = 7'b1000000,
                    parameter
                                                        = 7'b1111001,
= 7'b0100100.
    719
                                             two
                                            two = 7'b0100100,
three = 7'b011000,
four = 7'b001001,
five = 7'b0010010,
six = 7'b0000010,
seven = 7'b1111000,
eight = 7'b0000000,
nine = 7'b0010000;
    720
721
722
    723
724
    726
727
728
729
                    reg [6:0] ps, ns;
                    always @(*)
if(increment)
    730
    731
                                case(ps)
    733
734
                                                        ns = one;
ns = two;
                                      zero:
                                       one:
                                                        ns = three;
ns = four;
ns = five;
    735
                                       two:
    736
737
                                       three:
                                       four:
                                                        ns = six;
ns = seven;
    738
                                       five:
                                       six:
    740
741
742
743
                                      seven:
eight:
                                                       ns = eight;
ns = nine;
                                       nine:
                                       default: ns = one;
                                 endcase
    745
746
747
748
749
750
751
                           else
                                ns = ps;
                     assign display[6:0] = ps[6:0]; assign cycle = (ps[6:0] == nine) & (increment);
                    always @(posedge clk)
  if(reset)
    ps <= dv;
  else</pre>
    752
              ps <= ns;
endmodule
    755
    757
758
759
760
               module single_hex_testbench();
  reg clk, reset, increment;
  reg [6:0] dv;
  wire [6:0] display;
  wire cycle;
    761
762
    763
764
                     single_hex dut(clk, reset, dv, increment, display, cycle);
    765
                     // Set up the clock.
parameter CLOCK_PERIOD=100;
initial clk=1;
    766
767
    768
                     always begin
#(CLOCK_PERIOD/2);
clk = ~clk;
    769
    770
771
772
    773
774
                    initial begin
                          dv <= 7'b111111; increment <= 1;
dv <= 7'b0000000;
reset <= 0;
    776
777
                                                                                                           @(posedge clk);
    778
779
                                                                                                 @(posedge clk);
@(posedge clk);
                                                                          (posedge clk);
    @(posedge clk);
increment <= 0;    @(posedge clk);
increment <= 1;    @(posedge clk);
    @(posedge clk);
    @(posedge clk);</pre>
    781
782
    783
784
                                                                                 Page 12 of 13
                                                                                                                                                          Revision: DE1_SoC
Date: August 19, 2022
                                                                                  DE1_SoC.sv
                                                                                                                                                            Project: DE1_SoC
                                                                                                  @(posedge clk);
                                                                          @(posedge clk);
@(posedge clk);
@(posedge clk);
@(posedge clk);
increment <= 0; @(posedge clk);
increment <= 1; @(posedge clk);</pre>
    786
787
    788
    789
```

Page 13 of 13

Revision: DE1_SoC