


# CAD 1: MOSFET Characteristics

Juan Trejo | EE 476 | University of Washington

## 1: IV Characteristics

### Part A

In part A, we are tasked with determining the IV characteristics of an NMOS transistor with a width ( $W$ ) of  $1\mu\text{m}$  and a length ( $L$ ) of  $50\text{nm}$ . In Cadence, I constructed the required circuit and defined two voltage sources: one set to 1.2 volts for  $V_{dd}$  and the other set to 1.2 volts for  $V_g$ . To generate a plot depicting  $I_{ds}$  as a function of  $V_{gs}$ , I established a DC analysis with  $V_{gs}$  ranging from 0 volts to 1.2 volts. The resulting  $I_{ds}$  versus  $V_{gs}$  plot is presented below. This plot aligns with expectations, as when  $V_{gs}$  exceeds approximately 0.2 volts, the NMOS transistor turns on, exhibiting the characteristics described.




### Part B


In part B, we are tasked with obtaining the IV characteristics of an NMOS transistor with two different  $V_{gate}$  values: one set at 0.6 volts and the other at 1.2 volts. To generate plots depicting  $I_{ds}$  as a function of  $V_{ds}$  in order to understand the behavior of the NMOS transistor in various

operational regions, we need to conduct a DC analysis that varies the voltage across the NMOS device.

To accomplish this, I configured my control file with a voltage source set at 1.2 volts for  $V_{dd}$ . I connected  $V_g$  to the ground and supplied it with the required voltages of 0.6 volts and 1.2 volts separately. The waveforms presented below represent the results for  $V_g = 0.6$  volts.



In this scenario, initially, the NMOS operates in the cutoff region, then transitions into the triode region, and ultimately settles into the saturation region. When it reaches the saturation region, the  $V_{ds}$  stabilizes at around 0.4 volts. This behavior is in line with the fact that  $V_{gs}$  is set to 0.6 volts, and the threshold voltage ( $V_{th}$ ) is approximately 0.2 volts. The waveforms presented below represent the results for  $V_g = 1.2$  volts.




In this scenario, initially, the NMOS operates in the cutoff region, then progresses into the triode region, and eventually settles into the saturation region. As it enters the saturation region, the  $V_{ds}$  stabilizes at approximately 1 volt. This behavior aligns with the condition where  $V_{gs}$  is set at 1.2 volts, and the threshold voltage ( $V_{th}$ ) is approximately 0.2 volts.

### Part C

In part C, we are instructed to replicate the same process for the PMOS transistor as we did for the NMOS. The PMOS transistor chosen has characteristics with a width ( $W$ ) of  $1\mu\text{m}$  and a length ( $L$ ) of 50nm. I constructed the circuits according to the provided specifications.

Since our goal is to obtain the IV characteristics, specifically  $I_{sd}$  versus  $V_{sg}$ , I configured my control file. I set the voltage source  $V_{dd}$  to 1.2 volts and established a DC analysis in which I connected  $V_{dd}$  to  $V_g$ . This allowed the voltage between them to vary from 0 volts to 1.2 volts. The resulting waveform is entirely accurate because as we increase  $V_{sg}$ , the PMOS transistor first turns on and then transitions into the triode region before reaching saturation.




#### Part D


In part D, we followed a similar procedure with the PMOS transistor as we did in part B. To understand the behavior of the PMOS device across different operational regions, we aimed to capture the waveform of  $I_{sd}$  versus  $V_{sd}$ . To achieve this, we established two sets of  $V_g$  values: one set at 1.2 volts and the other at 0.6 volts.

Within my control file, I configured three voltage sources: one for  $V_g$  (gate voltage), one for  $V_{dd}$  set to 1.2 volts, and a voltage supply connecting the PMOS transistor to the ground to maintain a stable  $V_{gs}$  and avoid  $V_{ds}$  changes. Then, I executed a DC analysis that varied the voltage supply from 1.2 volts to 0 volts, thereby allowing  $V_{sd}$  to change from 0 volts to 1.2 volts.

As we had set up a DC analysis concerning  $V_{supply}$ , but our interest lay in the waveform of  $V_{sd}$ , I adjusted the waveform axis using a built-in function to display  $V_{sd}$  on the x-axis rather than  $V_{supply}$ . The results are presented below for  $V_g = 1.2$  volts.



As indicated by the data, the PMOS transistor remains consistently in the cutoff region for  $V_g = 0.6$  volts.




As depicted in the waveform, the PMOS transistor begins in the cutoff region, transitions to the triode region, and eventually reaches the saturation region. Upon entering the saturation region, the  $V_{ds}$  stabilizes at approximately 0.8 volts.

## 2: FET's with Resistances

### Part A


In part A, our task was to determine the drain voltage of the NMOS transistor with varying resistors while altering the gate voltage from 0 volts to 1.2 volts. In my Cadence setup, I constructed the necessary circuit according to the provided specifications, omitting the connection of resistors. Instead, I left the resistors and the NMOS transistor unconnected at the schematic level.

However, in my control file, I introduced the resistors into the DC analysis, allowing them to range from 100k to 200k in a single step, thus obtaining two different resistor settings simultaneously. Additionally, I included Vgate in the DC analysis to vary it from 0 volts to 1.2 volts, and I established a voltage source at Vdd set to 1.2 volts. The obtained results are presented below.



### Part B

The fundamental configuration remains identical to that in part B. However, we modified Vgate into a square wave voltage source with the following parameters:  $T = 500$  picoseconds,  $T_{rise} = 20$  picoseconds, and  $T_{fall} = 20$  picoseconds. The resulting outcomes are depicted below.




### Part C

In part C, our objective is to determine the rise time and fall time of  $V_o$  with a resistor of  $100\text{k}\Omega$  using both the '.MEAS' method and the Measurement Tool. In the '.MEAS' approach, I simply employed the '.MEAS' command for rise time and fall time.

Within the '.mt0' file, which houses my measurement results, I obtained a rise\_time of  $8.931\text{e-}11$  seconds and a fall\_time of  $3.973\text{e-}11$  seconds using this method.

For the Measurement Tool, I selected the fall time and rise time functions and expanded the signal segment that I was interested in, encompassing the fall time and rise time portions. The results from the Measurement Tool are presented as follows. Remarkably, my Measurement Tool results closely approximate those from the '.MEAS' method, indicating the reliability of my findings.



### 3: FET's as Resistances

In Procedure 3, our objective is to determine the resistance of the NMOS transistor. The fundamental approach involves measuring the current passing through the transistor and then dividing  $V_{ds}$  by it to obtain the corresponding resistance. In my control file, I configured a DC analysis for  $V_{dd}$ , allowing it to vary from 25mV to 250mV, enabling me to obtain resistances corresponding to different  $V_{ds}$  values simultaneously. Additionally, I set  $V_{gate}$  to 1.2 volts, as required.

Regarding the '.MEAS' command, I initiated the process by instructing it to FIND the current flowing through the transistor. Subsequently, I used '.MEAS' to calculate  $V_{ds}/I_{ds}$ , and the result, as stored in the '.ms0' file, represents the desired resistance values.


In my '.ms0' file, I obtained the following results: when  $V_{ds}$  is 25mV, the resistance is  $2.845e02\Omega$ , and when  $V_{ds}$  is 250mV, the resistance is  $3.090e02\Omega$ .

### 4: Gate Capacitance

In Procedure 4, our goal is to determine the capacitance of the gate. The fundamental approach involves generating a pulse voltage and then using the '.MEAS' command to identify the current flowing through the gate. Following the measurement, we utilize the gate current waveform and the silicon explore function to calculate the charge passing through the gate over time, employing the equation  $Q = \int i dt$ . I constructed the circuit in accordance with the provided specifications and used the PWL command to create a pulse where the gate voltage rises from 0 volts to 1 volt within 1 picosecond. Then, I employed the '.MEAS' command to compute  $Q$ .



In my '.mt0' file, I obtained a value of  $Q$  equal to  $-8.053 \times 10^{-16}$  Coulombs. Given that  $C = Q/V$ , the capacitance is calculated as  $c = 8.053 \times 10^{-16}$  F/V. To ensure the reliability of the obtained data, I utilized the Measurement Tool's function to generate an integral waveform and obtained the following result.



The accumulated charge across the gate is approximately 0.8 Coulombs, which signifies the reliability of the data in the '.mt0' file.

## 5: Additional Questions

### Part A

In part A, my initial objective was to determine  $V_{th}$ . To achieve this, I identified the saturation region in my waveform and then calculated the slope of the tangent line at that point. By identifying the point where the tangent line intersected the x-axis, I calculated  $V_{th}$  to be approximately 0.38 volts.

Subsequently, I selected two arbitrary points within the saturation region: one with  $V_1 = 1.19$  volts and  $I_1 = 1.1$  mA, and another with  $V_2 = 1.18$  volts and  $I_2 = 1.08$  mA. Utilizing these data points along with  $V_{th}$  in the equation  $I = \beta(V_{gs} - V_{th})$ , I derived a pair of equations. When I divided these equations, I effectively canceled out  $\beta$  and obtained a new equation in terms of  $n$ :  $1 - V/n$ . By solving for  $n$ , I found it to be approximately 1.8. Finally, when I substituted  $n$  back into the equations, I calculated  $\beta$  to be approximately 0.002241.

### Part B

Using a procedure similar to that in part A, we obtained the following values:  $V_{th} = 0.39$  volts,  $n = 2.1375$ , and  $\beta = 0.001142$ .

(Point1:  $V_1 = 1.18$  volts,  $I_1 = 551$  uA; Point2:  $V_2 = 1.19$  volts,  $I_2 = 559$  uA)

### Part C

1.9657

### Part D

$\lambda$  represents the slope of the saturation region, and I easily determined it using the Measurement Tool within Silicon Explorer by calculating the difference function. The result was  $\lambda = 271$   $\mu\text{A/V}$ .

### Part E

Using the same procedure from part d, I get  $\lambda = 87$   $\mu\text{A/V}$ .

## 6: Bonus

To determine the capacitance components within a MOSFET device (CGS, CGD, CGB), we can set up a simulation experiment. First, we would create a circuit model of the MOSFET in a simulation tool like SPICE or Cadence. Then, we'd apply a small voltage pulse to the gate ( $V_{gs}$ ) and monitor the resulting currents and voltages. By analyzing the waveforms, we can extract CGS (gate-to-source capacitance) from the change in  $V_{gs}$  and the gate current, CGD (gate-to-drain capacitance) from the change in  $V_{gd}$  and the drain current, and CGB (gate-to-body capacitance) from the change in  $V_{gb}$  and the body current. These capacitance components are essential for understanding the behavior and performance of MOSFETs in various applications like digital circuits and amplifiers.