

Optimizing 3D FDTD with CPML via Temporal Blocking and Parallel Pipelines in FPGA

Tan Jin Hung

October 29, 2025

Abstract

1 Introduction

1.1 Background