


7.1 Combinational circuits: Half adder, full adder, Half subtractor, full subtractor:

In combinational circuits, current output is the function of current inputs.


$$Y = f(I_1, I_2, I_3 \dots I_n)$$

Ex- Adders, subtractors, comparators, multiplexers etc.



Half adder: Adds two one-bit numbers and produce sum and carry.

Symbolic diagram:



Truth table:

| A | B | sum | carry |
|---|---|-----|-------|
| 0 | 0 | 0 | 0 |
| 0 | 1 | 1 | 0 |
| 1 | 0 | 1 | 0 |
| 1 | 1 | 0 | 1 |




expression:

$$\text{sum} = A'B + AB'$$

$$\text{carry} = AB$$

$$\text{sum} = A'B + AB' = (A+B)(A'+B')$$


SOP
POS



NAND - NAND Realization
(min 5 gate req.)

Full adder: It takes 3 external ip and produces sum as well as carry.

Symbolic diagram:



Truth table:

| | P | Q | R | sum | carry |
|---|---|---|---|-----|-------|
| 0 | 0 | 0 | 0 | 0 | 0 |
| 1 | 0 | 0 | 1 | 1 | 0 |
| 2 | 0 | 1 | 0 | 1 | 0 |
| 3 | 0 | 1 | 1 | 0 | 1 |
| 4 | 1 | 0 | 0 | 1 | 0 |
| 5 | 1 | 0 | 1 | 0 | 1 |
| 6 | 1 | 1 | 0 | 0 | 1 |
| 7 | 1 | 1 | 1 | 1 | 1 |


Expression:

$$\text{sum} = F(P, Q, R) = \Sigma(1, 2, 4, 7)$$


$$= P'Q'R + P'Q'R' + P'Q'R' + \\ PQR = P \oplus Q \oplus R$$

$$\text{Carry} = F(P, Q, R) = \Sigma(3, 5, 6, 7)$$


$$= P'Q'R + P'Q'R' + P'R' + PR + \\ QP$$



FA in terms of \Rightarrow



$$\text{carry} = Pd + PR + QR$$




NAND-NAND Realization

(Total 9 NAND gate are required)

Parallel adder: It is obtained by cascading full adders.


4 bit base parallel adder \Rightarrow 4 FA



It is also called 4-bit ripple carry adder - It will have 4 full adder delay.

- Total no. of half adders req. are $1 \text{ HA} + 3 \cdot (2 \text{ HA}) = 7 \text{ HA}$
- For a n-bit ripple carry adder, $1 \text{ HA} + 2 \cdot (n-1) \text{ HA} = 2^{n-1} \text{ HA}$
needed.

Half subtractor:





| A | B | Difference | Borrow |
|---|---|------------|--------|
| 0 | 0 | 0 | 0 |
| 0 | 1 | 1 | 1 |
| 1 | 0 | 1 | 0 |
| 1 | 1 | 0 | 0 |

Expression -

$$\text{Difference} : A'B + AB' \equiv A \oplus B$$

$$\text{Borrow} : A'B$$




NOTE -

Relationship between half adder and half subtractor is:


$$\text{sum} = \text{difference} = A \oplus B$$

$$\text{carry}(A, B) = \text{Borrow}(A, B) = A'B$$

N AND-NAND Realization -



∴ Total 5 NAND gates are required



| A | B | C | $(A-B)-C$ difference | Borrow | if $A=0$ and $B=C \neq 0$ Result Borrow |
|---|---|---|-------------------------|--------|---|
| 0 | 0 | 0 | 0 | 0 | if $A=1$, and $B=C=1$ Result Borrow |
| 0 | 0 | 1 | 1 | 1 | |
| 0 | 1 | 0 | 1 | 1 | |
| 0 | 1 | 1 | 0 | 1 | $(A-B)$ $A=0$ and $B=1$ |
| 1 | 0 | 0 | 1 | 0 | $(A-B)-C$ |
| 1 | 0 | 1 | 0 | 0 | $A-B=0$ and $C=1$ |
| 1 | 1 | 0 | 0 | 0 | |
| 1 | 1 | 1 | 1 | 1 | |

$$\text{Difference} = \Sigma(1, 2, 4, 7) ; \text{ Borrow} = \Sigma(1, 2, 3, 7)$$

$$= A \oplus B \oplus C = A' C + A' B + B C$$

If first i/p of FA carry is complemented, it become borrow for FS

$$\text{Borrow}(A, B, C) = \text{carry}(A', B, C)$$

$$\text{carry}(A, B, C) = \text{Borrow}(A', B, C) /$$

7.2 Combination Circuits: Parallel Adder / Subtractor, BCD adder.

Parallel adder / subtractor: It is a controlled adder/subtractor for

$$P + Q = \text{Addition} = P + Q + 0 = P + Q + m^1$$


$$P - Q = \text{Subtraction} = P + Q' + 1 = P + Q + M$$

Control i/p

M Operation

0 $P + Q = \text{Addition}$

1 $P + Q' + 1 = \text{Subtraction}$



BCD adder:

When 4 bit binary value > 9 then that 4-bit no. is invalid BCD no. Therefore, 6 combination of the 4 bits denote invalid BCD (1010, 1011, 1100, 1101, 1110, 1111)

Invalid BCD result cases

(1) $(A+B)$ sum ≥ 9

(2) $(A+B)$ result carry C_3 & (S_3, S_2, S_1, S_0)

$$\text{Error indicator} = C_3 + \Sigma(10, 11, 12, 13, 14, 15)$$

$$= C_3 + S_3 S_2 + S_3 S_1$$

| $S_1 S_0$ | 00 | 01 | 11 | 10 |
|-----------|------|------|------|------|
| $S_2 S_3$ | 00 | 01 | 11 | 10 |
| 00 | 0000 | 0001 | 0011 | 0010 |
| 01 | 0010 | 0011 | 0111 | 0110 |
| 11 | 0110 | 0111 | 1111 | 1110 |
| 10 | 0111 | 1111 | 1110 | 1100 |


The implementation is having 2 stage addition

stage 1: Add A, B

stage 2: Add result with 0 or 6 based on error indicator.

$$\Rightarrow (A+B) + 0 \xrightarrow{(0000)} \text{Error indicator} = 0$$

$$(A+B) + 6 \xrightarrow{(0110)} \text{Error indicator} = 1$$



$$\text{Ex-} \quad A = 7 \\ B = 6$$

We need to perform BCD addition.



$$\begin{array}{r} A = 7 : & 0 & 1 & 1 & 1 \\ B = 6 : & 0 & 1 & 1 & 0 \\ \hline & 1 & 1 & 0 & 1 \end{array} > 9$$

$$\begin{array}{r} 0 & 1 & 1 & 0 & + c \\ \hline 0 & 0 & 1 & 1 \end{array}$$

$\underbrace{0001}_{1} \quad \underbrace{0011}_{3}$

$$\therefore 7 + 6 = \underline{\underline{13}}$$

Ex- $A = 8$
 $B = 9$

BCD addition?



$$\begin{array}{r} A = 8 : & 1 & 0 & 0 & 0 \\ B = 9 : & 1 & 0 & 0 & 1 \\ \hline & 0 & 0 & 0 & 1 \end{array} > 9$$

$$\begin{array}{r} 0 & 0 & 1 & 0 & + c \\ \hline 0 & 1 & 1 & 1 \end{array}$$

$\underbrace{0001}_{1} \quad \underbrace{0111}_{7} \rightarrow 17$

Ex- $A = 6$
 $B = 2$

BCD addition?




$$\begin{array}{r} A = 6 : & 0 & 1 & 1 & 0 \\ B = 2 : & 0 & 0 & 1 & 0 \\ \hline & 1 & 0 & 0 & 0 \end{array} < 9$$

$\underbrace{0000}_{9} \quad \rightarrow 0$


7.3 Carry lookahead adder:

- It is aimed to provide constant time for addition.
- It contains 2 stages
 - (i) Carry generation stage
 - (ii) Sum generation stage
- Carry generation stage generate all carries required for sum generation stage. It takes 3 gate delays. (A gate delay is time required for response of AND/OR gate)
- Carry generation stage is having 2 sub-stages
 - (i) General propagated terms stage
 - (ii) Carry generation stage



Carry generation stage

\Rightarrow Sum generation stage: Once all carries are available, it provides sum generator. $S_i = X_i \oplus Y_i \oplus C_{i-1}$




Features: It is expected to provide constant time for addition irrespective of size of operands X, Y

$$\begin{aligned} T_{PD\text{ CLA}} &= 3T_g + T_{E-XOR} \\ &= 4T_g / 5T_g / 6T_g \quad (\text{Based on Ex-or behaviour}) \end{aligned}$$

Limitation: The no. of inputs of internal gates increases with the size of addition. But getting single higher level AND/OR is not possible. Thus, fan-in capacity of gate imposes constraint on constant addition time achievement.

Why we need Carry Lookahead adder?




$$x_3 + y_3 = s_4$$

$$x_3 x_2 x_1 x_0 + y_3 y_2 y_1 y_0 = s_4 s_3 s_2 s_1 s_0$$

$$T_{pd\text{ RCA}} = 4 * T_{FA}$$

Full adder delay



$$T_{pd\text{ CLA}} = T_{cg} + T_{sg}$$

The time taken by RCA is more than CLA as each

FA is dependent on previous FA for carry, while this is not the case in CLA.

Expressions : $S_i = X_i \oplus Y_i \oplus C_{i-1}$

$$\begin{aligned} C_i &= X_i Y_i + Y_i C_{i-1} + X_i C_{i-1}^* \\ &= X_i Y_i + C_{i-1} (X_i + Y_i) \\ &= C_i + C_{i-1} P_i \end{aligned}$$

C_i , generated term = $X_i Y_i$

P_i , Propagated term = $X_i + Y_i$

Carry expression in terms $F(G, P, C_{in})$

$$C_0 = G_0 + C_{in} P_0 \Rightarrow C_0 = F(G, P, C_{in}) \Rightarrow \text{AND gate} \rightarrow C_0 \Rightarrow 2T_g$$

$$\begin{aligned} C_1 &= G_1 + C_0 P_1 \Rightarrow G_1 + (G_0 + C_{in} P_0) P_1 \Rightarrow \text{AND gate} \rightarrow C_1 \Rightarrow 2T_g \\ &= G_1 + G_0 P_1 + C_{in} P_0 P_1 \Rightarrow C_1 = F(G, P, C_{in}) \end{aligned}$$

Similarly,

$$C_2 = G_2 + C_1 P_2 = G_2 + G_1 P_2 + G_0 P_1 P_2 + C_{in} P_2 P_1 P_0 \Rightarrow 2T_g$$

$$C_3 = G_3 + C_2 P_3 = G_3 + G_2 P_3 + G_1 P_2 P_3 + G_0 P_1 P_2 P_3 + C_{in} P_3 P_2 P_1 P_0 \Rightarrow 2T_g$$

$$\therefore T_{CLA} = T_{cg} + T_{sg}$$

(carry) (sum)

$$= 3T_g + T_{Ex-OR}$$


$$\begin{aligned} &= \max(\text{AND delay}, \text{OR delay}) + \text{AND delay} + \\ &\quad \text{OR delay} \\ &\quad + \text{Ex-OR delay} \end{aligned}$$

$$\text{if, } T_{AND} = T_{OR} = T_{Ex-OR} = T_g$$

$$T_{CLA} = 4T_g$$

(g) Carry generation stage of 4-bit CLA, having propagated term. How many AND, OR gates are required for the design of carry generation stage?



⇒



, in total 10 AND gates
and 4 OR gates are required.

(h) If carry generation stage has to use only 2 i/p gates then what will be the time increase order for addition?

⇒



~~if~~ like this, if we continue with n i/p AND gates, it will take $\log n$ levels

∴ $O(\log_2 n)$ increase in T_{CLA} time.

(Q) Express C_1 in terms of operands? What are the no. of product terms?

$$\begin{aligned}
 \Rightarrow \quad & C_1 = g_1 + C_0 P_1 \\
 & = g_1 + (g_0 + C_{in} P_0) P_1 \\
 & = g_1 + g_0 P_1 + C_{in} P_0 P_1 \\
 & = x_1 y_1 + x_0 y_0 (x_1 + y_1) + C_{in} (x_0 + y_0) (x_1 + y_1) \\
 & = \textcircled{1} x_1 y_1 + \textcircled{2} x_0 y_0 x_1 + \textcircled{3} x_0 y_0 y_1 + \textcircled{4} C_{in} x_0 x_1 + \textcircled{5} C_{in} x_0 y_1 + \\
 & \quad \textcircled{6} C_{in} y_0 x_1 + \textcircled{7} C_{in} y_0 y_1
 \end{aligned}$$

$\therefore \# \text{Product terms} = 7 \quad (\text{if } C_{in} \neq 0) = 2^3 - 1$



If $C_{in} = 0$, then $\# \text{product terms} = 3 = 2^2 - 1$


7.4 Previous Year gate questions: Adders, subtractor:

2015

(Q) Half adder is implemented with Ex-OR and AND gates. A full adder with 2-half adder and one OR gate. Let the propagation delay of Ex-OR is twice to that of AND/OR gate. If Propagation delay of AND/OR gate is 1.2 ns. A bit 4-bit ripple carry adder is implemented with 4 full adders. Total propagation delay of 4-bit ripple carry adder is _____

\Rightarrow





$$\text{Ex-OR delay} = 2 \times 1.2 \text{ ms} \\ = 2.4 \text{ ms}$$


$$\text{FA, sum o/p} = 2 * \text{Ex-OR delay} \\ = 2 \times 2.4 \\ = 4.8 \text{ ms}$$

$$\text{Carry o/p} = \begin{matrix} \text{HA1} & 1.2 \text{ ms} \\ \text{HA2} & 3.6 \text{ ms} \end{matrix} \quad 3.6 + 1.2 = 4.8 \text{ ms}$$

$$\therefore \text{Total delay} = 4 \times 4.8 \text{ ms} = \underline{\underline{19.2 \text{ ms}}}$$

(g) In the above question if FA is constructed with the help of Ex-OR and AND, OR gates. In this case the total delay will be? (If Ex-OR delay = 3.2 ms, AND/OR = 1 ns)

→



For a 4-bit RCA

$$\underbrace{3 \times 2 \text{ MS}}_{\text{Carry}} + \underbrace{3 \cdot 2 \text{ NS}}_{\text{Sum}} = 6 + 3 \cdot 2 = 9 \cdot 2 \text{ MS}$$

∴ In general it will take

$$(n-1) \text{ carry circuit delay} + \text{Ex-or delay}$$

NOTE

In case, if Ex-or is realized with 3 level gate (Not, and, or gates) and consume 3g delays. (Carry is constructed with 2-level gates (AND-OR) and consume 2g delays)

Then for n-bit RCA, Preparation delay is

$$(n-1) 2 \text{ gate delay} + 3 \text{ gate delays} = (2n+1) \text{ gate delay}$$

7.5 Comparators:

Comparator compares 2 words and produce 3-o/p based on their magnitude relation. Comparison will start from most significant bit.

| A | B | A > B | A = B | A < B | mutually exclusive o/p's |
|----------------|----------------|-------|-------|-------|--------------------------|
| A ₀ | B ₀ | | | | |
| 0 | 0 | 0 | 1 | 0 | |
| 0 | 1 | 0 | 0 | 1 | |
| 1 | 0 | 1 | 0 | 0 | |
| 1 | 1 | 0 | 1 | 0 | |



Single-bit Comparator

Expressions:

$$A > B = A\bar{B}$$

$$A = B = \bar{A}\bar{B} + AB$$

$$A < B = \bar{A}B$$

Circuit diagram:


NOR-NOR Relaxation

Multibit Comparator

(4 Bit word Comparison)

$$A = A_3 \ A_2 \ A_1 \ A_0$$

$$B = B_3 \ B_2 \ B_1 \ B_0$$

$A < B \iff A_3 < B_3 \text{ or } (A_3 = B_3) \text{ and } (A_2 < B_2) \text{ or}$
 $(A_3 = B_3) \text{ and } (A_2 = B_2) \text{ and } (A_1 < B_1) \text{ or}$
 $(A_3 = B_3) \text{ and } (A_2 = B_2) \text{ and } (A_1 = B_1) \text{ and}$
 $(A_0 < B_0)$


$$\Rightarrow \overline{A_3} B_3 + (A_3 \oplus B_3) \overline{A_2} B_2 + A_3 \oplus B_3 (A_2 \oplus B_2) \overline{A_1} B_1 \\ + (A_3 \oplus B_3) (A_2 \oplus B_2) (A_1 \oplus B_1) \overline{A_0} B_0$$

Similarly,


$$A = B \iff (A_3 \oplus B_3) (A_2 \oplus B_2) (A_1 \oplus B_1) (A_0 \oplus B_0) = \prod_{i=0}^3 (A_i \oplus B_i)$$

$(A_3 = B_3) \quad (A_2 = B_2) \quad (A_1 = B_1) \quad (A_0 = B_0)$

$$A > B \iff A_3 \overline{B_3} + (A_3 \oplus B_3) A_2 \overline{B_2} + (A_3 \oplus B_3) (A_2 \oplus B_2) A_1 \overline{B_1} \\ + (A_3 \oplus B_3) (A_2 \oplus B_2) (A_1 \oplus B_1) A_0 \overline{B_0}$$



Cascaded realization of
multibit comparator
(4-bit i/p)

7.6 Introduction to MSI Circuits:NOTE -



| | | | |
|-----------|-----------------------------------|---|-------------------|
| S S I | (small scale integrated circuits) | → | < 10 |
| M S I | (Medium " " ") | → | > 10 and < 100 |
| L S I | (Large " " ") | → | > 100 and < 1000 |
| V L S I | (Very large) | → | > 1000 and < 10 K |
| V V L S I | (Very Very large) | → | > 10 K |

7.7 Functional realization using multiplexer:

Multiplexer acts as a data selector. It selects one of many i/p's (using select lines) and pass to o/p. It provides functionally complete operations. It is characterized by i/p's, select lines and o/p.

Ex: 4×1 (4 by 1), 16×1 etc.


Symbolic representation:



Internal structure
(AND - OR)

Characteristic equation:

$$Y = \underbrace{\bar{S}_1 \bar{S}_0 I_0}_{\text{Term 1}} + \underbrace{\bar{S}_1 S_0 I_1}_{\text{Term 2}} + \underbrace{S_1 \bar{S}_0 I_2}_{\text{Term 3}} + \underbrace{S_1 S_0 I_3}_{\text{Term 4}}$$



NOTE -

For I i/p, the multiplexer will have select lines, $s = \log_2 I$


or $I = 2^s$ No. of o/p's is always 1.

* Selection of Mux for realizing n-variable boolean function



- functional independent realization*
- Case 1: n-select line multiplexes (2^n i/p)
- Case 2: $(n-1)$ -select line multiplexer (it requires 1-inverter)
- functional dependent realization.*
- Case 3: If $<(n-1)$ -select line multiplexer, then we need multilevel realization.
- Case 4: If $<(n-1)$ -select line multiplexer with external hardware.
(functional dependent realization)

Function realization:



(1) NOT: $\Rightarrow \bar{A} \cdot 1 + A \cdot 0 = \bar{A}$



(2) AND: $\Rightarrow \bar{A}\bar{B} \cdot I_0 + \bar{A}B \cdot I_1 + A\bar{B} \cdot I_2 + AB \cdot I_3 \Rightarrow AB \cdot I_3 = AB \cdot 1 = AB$



(3) OR: $\bar{A}\bar{B} \cdot I_0 + \bar{A}B \cdot I_1 + A\bar{B} \cdot I_2 + AB \cdot I_3 = \bar{A}B + A\bar{B} + AB = A+B$



(Q) Realize the function $F(A, B, C) = \Sigma(3, 5, 6, 7)$ using 8×1 , 4×1 and 2×1 mux.

$$\Rightarrow \because F(A, B, C) = \Sigma(3, 5, 6, 7) = \overline{A}BC + A\overline{B}C + ABC\overline{C} + ABC$$

$\frac{3 \times 1}{\text{Mux}}$ The truth table will be

| A | B | C | F |
|---|---|---|---|
| 0 | 0 | 0 | 0 |
| 0 | 0 | 1 | 0 |
| 0 | 1 | 0 | 0 |
| 0 | 1 | 1 | 1 |
| 1 | 0 | 0 | 0 |
| 1 | 0 | 1 | 1 |
| 1 | 1 | 0 | 1 |
| 1 | 1 | 1 | 1 |

8×1


$F(A, B, C) = \Sigma(3, 5, 6, 7)$

$S_2 = S_1, S_0$

A B C


$\frac{4 \times 1}{\text{Mux}}$ Acc. to the expression:

$$\begin{aligned}
 & \overline{A}BC + A\overline{B}C + ABC\overline{C} + ABC \\
 & \overbrace{\overline{A}B}^{\text{No matching}} I_0 + \overbrace{A\overline{B}}^{\downarrow} I_1 + \overbrace{ABC}^{\downarrow} I_2 + \overbrace{ABC}^{\downarrow} I_3 \\
 & \therefore I_0 = 0 \quad I_1 = C \quad I_2 = C \quad I_3 = \overline{C} + C = 1
 \end{aligned}$$



The expression is : $\bar{A}Bc + A\bar{B}c + ABc + A\bar{B}\bar{c}$

$$\begin{aligned}
 & \text{2x1 mux exp :} \\
 & \quad \begin{array}{c}
 \downarrow \\
 \overline{A} B C \\
 \downarrow \\
 \overline{A} I_0
 \end{array} + A \underbrace{\begin{array}{c}
 \downarrow \\
 \overline{A} (\overline{B} C + B C + B \overline{C}) \\
 \downarrow \\
 I_1 = \overline{B} C + B C + B \overline{C} \\
 = \overline{B} C + B \\
 = B + C
 \end{array}}
 \end{aligned}$$



7.8 Multiplexer Expansion:

It is a process of realizing higher capacity multiplexers with combination of lower capacity multiplexers arranged in the multiple levels.

Ex- 8x1 multiplexes is constructed with 7 2x1 multiplexer arranged in multiple levels

In general to realize $n \times 1$ multiplexer with $m \times 1$ multiplexers

then,

* No. of levels needed, $k = \lceil \log_m N \rceil$

* No. of multi flexes / level
level number i

level number?

$$\left[\frac{N}{m^1} \right] \left[\frac{N}{m^2} \right] \left[\frac{N}{m^3} \right] \dots \left[\frac{N}{m^k} \right]$$

* Total no. of multiplexers needed


$$= \sum_{i=1}^K \lceil N/M^i \rceil$$

(Q) # mux required to implement ~~convert~~ ^{implement} 8×1 multiplexer using 2×1 multiplexers?

Here $N=8$, $M=2$, No. of levels $k = \lceil \log_2 8 \rceil = 3$

No. of 2×1 multiplexers each level

| 2×1 multiplexers per level | level i | | |
|-------------------------------------|---------------------|-----------------------|-----------------------|
| | 1 | 2 | 3 |
| | $\lceil 8/2 \rceil$ | $\lceil 8/2^2 \rceil$ | $\lceil 8/2^3 \rceil$ |
| | 4 | 2 | 1 |
| | | | |



∴ Total multiplexers = $4+2+1 = 7$ multiplexers arranged in 3-levels

(Q) How many 4×1 mux needed to realize 128×1 mux.

- (A) 32
- (B) 41
- (C) 42
- (D) 40

$$\Rightarrow \text{no. of levels} = \lceil \log_4 128 \rceil = \lceil 7/2 \rceil = 4$$

now, in each level we need:

| Level: | 1 | 2 | 3 | 4 |
|--------|-------------------------------|---------------------------------|---------------------------------|---------------------------------|
| | $\lceil \frac{128}{4} \rceil$ | $\lceil \frac{128}{4^2} \rceil$ | $\lceil \frac{128}{4^3} \rceil$ | $\lceil \frac{128}{4^4} \rceil$ |
| | 32 | 8 | 2 | 1 |

we can replace 4×1 mux in level 4 with 2×1 mux, as 4×1 mux is not fully utilised

$$\begin{aligned} \text{Total mux} &= 32 + 8 + 2 + 1 \\ &= \underline{\underline{43}} \end{aligned}$$

(Q) What is the optimal realization of above mux?

- (A) 41, 4×1 mux
- (B) 40, 4×1 mux and one 2×1 mux
- (C) 42, 4×1 mux and one 2×1 mux
- (D) 43, 4×1 mux and one 2×1 mux


⇒ Since at last level we can not utilising 4×1 mux completely
 ∴ we can replace it with 2×1 mux. Thus, (C) is the correct option.

Multiplexer Application


(1) Function selector:

Mux can be used as function selector along with the data selector.

Ex 1 -



Ex 2 -



2-bit nos

$$A = A_1, A_0$$

$$B = B_1, B_0$$

$$A - B = A + \bar{B} + 1$$

= A + 2's comp of B

$$= A - B$$

| S | Function |
|---|---|
| 0 | $A + B = \text{Adder}$ |
| 1 | $A + \bar{B} + 1 = A - B = \text{subtractor}$ |

here S is used
to select function
(addition / subtraction)

(2) Used for Realizing Sequential Circuits:

Multiplexers along with D-FF, is used to realize Sequential circuits.

Here D-FF ($d_n = 0$) i/p's are derived from multiplexers. No. of multiplexers is equal to no. of variables in each state.

Ex: Design Mod-4 binary up counter with state variable A and B.


⇒ State table:

| Present state | | next state | |
|---------------|---|------------|-------|
| A | B | A_N | B_N |
| 0 | 0 | 0 | 1 |
| 0 | 1 | 1 | 0 |
| 1 | 0 | 1 | 1 |
| 1 | 1 | 0 | 0 |

State exp:

$$A_N(A, B) = \bar{A}\bar{B} + A\bar{B}$$

$$B_N(A, B) = \bar{A}\bar{B} + A\bar{B} = \bar{B}$$




Notes:

Each ^{next} state become present state for next clock.

7. g Gate questions on Multiplexer :-

2014

(Q) Minimal SOP for $F = ?$



- (a) $\bar{P}Q + \bar{Q}R + P\bar{Q}R$
- (b) $\bar{P}Q + \bar{P}Q\bar{R} + P\bar{Q}\bar{R} + P\bar{Q}R$
- (c) $\bar{P}QR + \bar{P}Q\bar{R} + Q\bar{R} + P\bar{Q}R$
- (d) $P\bar{Q}\bar{R}$

\Rightarrow The characteristic equation of 4x1 mux \Rightarrow

$$\Rightarrow \bar{S}_1 \bar{S}_0 I_0 + \bar{S}_1 S_0 I_1 + S_1 \bar{S}_0 I_2 + S_1 S_0 I_3$$

On substituting value of I_0, I_1, I_2 and I_3 , we get:

$$\Rightarrow \bar{S}_1 \bar{S}_0 \cdot \bar{P}Q \cdot 0 + \bar{S}_1 S_0 \cdot 1 + S_1 \bar{S}_0 \cdot R + S_1 S_0 \cdot \bar{R}$$


$$\Rightarrow 0 + \bar{P}Q + P\bar{Q}R + P\bar{Q}\bar{R}$$

$$\Rightarrow 0(\bar{P} + \bar{P}\bar{R}) + P\bar{Q}R$$

$$\Rightarrow 0(\bar{P} + \bar{R}) + P\bar{Q}R$$

$$= \bar{P}Q + Q\bar{R} + P\bar{Q}R \Rightarrow (a) \text{ is the correct option.}$$

(Q) F implements ?



- (a) $\bar{A}\bar{B}C + \bar{A}\bar{B}\bar{C} + ABC$
- (b) $A + B + C$
- (c) $A \oplus B \oplus C$
- (d) $AB + BC + CA$

⇒

The characteristic exp:

$$\Rightarrow \bar{A}\bar{B}C + \bar{A}\bar{B}\bar{C} + A\bar{B}\bar{C} + ABC$$

$$\Rightarrow \cancel{\bar{A}(\bar{B}C + \bar{B}\bar{C})} + A(\bar{B}\bar{C} + BC)$$

$$\Rightarrow \bar{A}\bar{B}C + \bar{A}\bar{C}(B + \bar{B}) + ABC$$

$$\Rightarrow \bar{A}\bar{B}C + \bar{A}\bar{C} + ABC$$

⇒ OR

$$\Rightarrow \bar{A}\bar{B}C + \bar{A}\bar{B}\bar{C} + A\bar{B}\bar{C} + ABC$$

$$\Rightarrow \cancel{\bar{A}(\bar{B}C + B\bar{C})} + A(\bar{B}\bar{C} + BC)$$


if $\bar{B}C + B\bar{C} = X$
 $B \oplus C$

$$\Rightarrow \bar{A}X + A\bar{X}$$

$$\Rightarrow A \oplus X \Rightarrow A \oplus B \oplus C \Rightarrow A \oplus B \oplus C$$

∴ (c) is the correct option.

(Q) What does F denote?



- A $X_4 \bar{Z}$
- B $X_4 + Z$
- C $X + Y$
- D None of these

⇒ This multiplexer will work only when Enable, E is high (1)
and E=0 only when Z=0
∴ we can eliminate B and C option.


The exp is:

$$\Rightarrow E(\bar{S}_1 \bar{S}_0 I_0 + \bar{S}_1 S_0 I_1 + S_1 \bar{S}_0 I_2 + S_1 S_0 I_3)$$

$$\Rightarrow \bar{Z}(Y\bar{Z} \cdot X + YZ \cdot \bar{X} + \bar{Y}\bar{Z} Y + \bar{Y}Z\bar{Y})$$

$$\Rightarrow Y\bar{Z}X + YZ\bar{X} + \cancel{\bar{Y}\bar{Z}Y} + \cancel{Y\bar{Z}Y}$$

$$\Rightarrow XY\bar{Z}$$



which one correctly represent F ?

- (a) $X\bar{Y} + X\bar{Z} + \bar{Y}\bar{Z}$
- (b) $X\bar{Z} + X\bar{Y} + \bar{Y}\bar{Z}$
- (c) $\bar{X}\bar{Z} + XY + \bar{Y}\bar{Z}$
- (d) $\bar{X}\bar{Z} + X\bar{Y} + \bar{Y}\bar{Z}$

$$\Rightarrow \text{Exp of 1st mux} \Rightarrow \cancel{\bar{X}} \cancel{X} \cancel{\bar{Z}} \bar{X} + \bar{Z}\bar{Y}$$

$$\text{Exp of 2nd mux} \Rightarrow \bar{Y}(\bar{Z}\bar{X} + \bar{Z}\bar{Y}) + Y\bar{X}$$

$$\begin{aligned}
 &\Rightarrow \bar{Y}\bar{Z}\bar{X} + \bar{Y}\bar{Z} + Y\bar{X} \\
 &\Rightarrow \bar{Y}(\bar{Z}\bar{X} + \bar{Z}) + Y\bar{X} \\
 &\Rightarrow \bar{Y}((\bar{Z} + \bar{Y})(\bar{X} + \bar{Y})) + Y\bar{X} \\
 &\Rightarrow \bar{Y}(X + \bar{Y}) + Y\bar{X} \\
 &\Rightarrow \bar{Y}\bar{X} + \bar{Y}\bar{Z} + Y\bar{X} // \quad \rightarrow \text{1 possible answer}
 \end{aligned}$$


$$\Rightarrow \bar{X}(Y + \bar{Y}\bar{Z}) + \bar{Y}\bar{Z}$$

$$\Rightarrow \bar{X}(Y + \bar{Z}) + \bar{Y}\bar{Z}$$

$$\Rightarrow XY + X\bar{Z} + \bar{Y}\bar{Z} \quad \rightarrow \text{2nd possible answer.}$$

\therefore (a) is correct option

(Q) What is $f = ?$



- (a) $u_1 + u_2$
- (b) $\bar{u}_1 u_2 + \bar{u}_1 \bar{u}_2$
- (c) $\bar{u}_1 u_2 + u_1 \bar{u}_2$
- (d) $u_1 + u_2'$

\Rightarrow


here exp of 1st mux will be $\bar{u}_1 \cdot 1 + u_1 \cdot b = \bar{u}_1 \cdot 1 + u_1 \cdot 0 = \bar{u}_1$

2nd exp will be: $\bar{u}_2 a + u_2 b \Rightarrow \bar{u}_2 a + u_2 u_1 \Rightarrow \bar{u}_2 \bar{u}_1 + u_2 u_1$

hence (b) is the correct option.

Q16

(Q)



Minimal SOP at $X = ?$ *without tailors soft in (b)*

- (a) $\bar{P} \bar{Q} + P Q R$
- (b) $P Q + \bar{P} \bar{Q} R$
- (c) $\bar{P} Q + Q R$
- (d) $\bar{Q} \bar{R} + P Q R$

\Rightarrow exp at 1st mux $\Rightarrow \bar{P} \cdot 0 + P R = P R$

exp at 2nd mux $\Rightarrow \bar{Q} \cdot \bar{R} + Q \cdot \overbrace{P R} =$

$\therefore X = \bar{Q} \bar{R} + P Q R \therefore (c)$ is the correct option.

gatecse@appliedcourse.com

7.10 Gate questions on multiplexer-2:


(Q) Let only one multiplexer and only one inverter is allowed to use to realize n-variable boolean function. What is the minimum size of the multiplexer is needed.

- (A) 2^n line to 1 line
- (B) 2^{n+1} line to 1 line
- (C) 2^{n+1} line to 1 line
- (D) 2^{n-2} line to 1 line

⇒ We can eliminate option (A) and (C) as they are not minimum.

If $(p+1)$ select lines are given then we can realize n-variable boolean function by using an inverter
∴ (B) is the correct option.

(Q) Let x, y are data i/p's of multiplexer and z as control i/p, if $z=0$ o/p get x , else o/p get y . what are the connections for x, y, z , if $f = T + R$, a 2-variable function is to be realized.



- | | x | y | z |
|-----|---|---|---|
| (a) | R | 1 | T |
| (b) | T | R | T |
| (c) | T | R | 0 |
| (d) | R | 0 | T |

∴ here, the exp will be: $\bar{z}x + \bar{z}y \Rightarrow \bar{z}\bar{A}TR + T$
 $\Rightarrow R + T$

for (a) $x = R, y = 1, z = T$

we will get exp $\Rightarrow \bar{T} \cdot R + \bar{z} \cdot 1 = T + R$

for (b) $x = T, y = R, z = T$

we will get exp $\Rightarrow \bar{T} \cdot T + TR = TR$

for (c) $x = T, y = R, z = 0$

we will get exp $\Rightarrow \bar{0} \cdot T + 0R = T + 0 = T$

for (d) $x = R, y = 0, z = T$


we will get exp $\Rightarrow \bar{T} \cdot R + T \cdot 0 = \bar{T}R$

∴ (c) is the correct option.

7.11 De multiplexers and Decoders:

De multiplexers: (One to many)

De multiplexer is used at destination to extract i/p from multiplexed signal of source.



De-mux performs one-to-many mapping. It is termed as data distributor.

| Select Lines | | O/p | | | |
|--------------|-------|-------|-------|-------|-------|
| S_1 | S_0 | O_0 | O_1 | O_2 | O_3 |
| 0 | 0 | I | 0 | 0 | 0 |
| 0 | 1 | 0 | I | 0 | 0 |
| 1 | 0 | 0 | 0 | I | 0 |
| 1 | 1 | 0 | 0 | 0 | I |


Expressions for o/p:

$$O_0 = \overline{S_1} \overline{S_0} I$$

$$O_1 = \overline{S_1} S_0 I$$

~~$$O_2 = \overline{S_1} \overline{S_0} I$$~~

$$O_3 = S_1 S_0 I$$




Decoder from Demultiplexers

In activate i/p of De-mux ($I=1$) and convert select lines as i/p's. Example : 74LS138 De-mux


Types of Decoder

- Selected o/p is high \Rightarrow Active high decoders.
- Selected o/p is low \Rightarrow Active low decoders.



(i) Active high decoder:





$$\text{SOP} \quad \begin{cases} f_1 = \bar{A}B + A\bar{B} \\ f_2 = \bar{A}\bar{B} + AB \end{cases}$$




(ii) Active low decoder:



$$\text{ex- } F(A, B, C) = \bar{A}\bar{B}\bar{C} + A\bar{B}\bar{C} + \bar{A}B\bar{C} + ABC \quad \text{Realize using active high decoder. (1) (4) (2) (3)}$$






7.12 Decoder Applications:

Decoder: code conversion:

ex - 3-bit binary to excess-3

| A | | | Z | | |
|----------------|----------------|----------------|----------------|----------------|----------------|
| A ₂ | A ₁ | A ₀ | Z ₂ | Z ₁ | Z ₀ |
| 0 | 0 | 0 | 0 | 1 | 1 |
| 0 | 0 | 1 | 1 | 0 | 0 |
| 0 | 1 | 0 | 1 | 0 | 1 |
| 0 | 1 | 1 | 1 | 1 | 0 |
| 1 | 0 | 0 | 1 | 1 | 1 |
| 1 | 0 | 1 | 0 | 0 | 0 |
| 1 | 1 | 0 | 0 | 0 | 1 |
| 1 | 1 | 1 | 0 | 1 | 0 |



$$\begin{aligned} z_2 &= \{1, 2, 3, 4\} \\ z_1 &= \{0, 3, 4, 7\} \\ z_0 &= \{0, 2, 4, 6\} \end{aligned}$$

Decoder expansion :

Devise a high capacity of decoder using small capacity decoders with multiple levels.

$Q \times N$ Decoder using $P \times M$ decoders ($N = 2^Q$, $M = 2^P$)

$$\text{Number of level } k = \lceil \frac{Q}{P} \rceil = \lceil \log_m N \rceil$$

$$\text{Number of decoders in } i^{\text{th}} \text{ level} = \frac{N}{M^{k-i+1}}$$

$$\text{Total decoders} = \sum_{i=1}^k \left(\frac{N}{M^{k-i+1}} \right)$$

- * First level only one decoder
- * Decoders of level 'i' provide enable signals for level 'i+1'


(Q) Construct 3×8 decoder using 1×2 decoder.

$$\Rightarrow \text{No. of levels, } k = \frac{3}{1} = \log_2 8 = 3$$


No. of 1×2 decoders in each level, $i =$

$$\begin{aligned} &\boxed{1} \quad \boxed{2} \quad \boxed{3} \\ &= \frac{8}{2^{3-1+1}} = \frac{8}{2^{3-2+1}} = \frac{8}{2^{3-3+1}} \\ &= 8/2^3 \quad = 8/2^2 \quad = 8/2^1 \end{aligned}$$

$$= 1 \quad 2 \quad 4 \quad = 7$$



Decoder - Address Selection :



3-bit address bus (A_7, A_6, A_5)

Address range of chip ① and chip ②

| | A_7 | A_6 | A_5 | A_4 | A_3 | A_2 | A_1 | A_0 | |
|--------|-------|-------|-------|-------|-------|-------|-------|-------|--|
| chip ① | fixed | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 40H to 7FH (64 word) $(64)_{10}$ to $(127)_{10}$ |
| chip ② | fixed | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 00H to FFH (64 word) $(192)_{10}$ to $(255)_{10}$ |

$O_1 \rightarrow E_N$ signal for ROM

$O_3 \rightarrow E_N$ signal for RAM

Encoder provide lossless compression. Encoders work based on encoding rule and support single i/p activation (non-priority) or multi-input activation (priority). Priority encoders are used for interrupt servicing.

Ex- 4x2 encoder, 4 i/p and 2 o/p.

Encoding rule: Higher suffix i/p is encoded with highest binary value.

Priority Assignment: Higher suffix i/p is given with highest priority.

Hardware requirements: less for priority encoder compared to non-priority encoder.


| 4x2 non-priority encoder | | | |
|--------------------------|-------|-------|-------|
| I_3 | I_2 | I_1 | I_0 |
| 0 | 0 | 0 | 1 |
| 0 | 0 | 1 | 0 |
| 0 | 1 | 0 | 0 |
| 1 | 0 | 0 | 0 |

| B_1 | B_0 |
|-------|-------|
| 0 | 0 |
| 0 | 1 |
| 1 | 0 |
| 1 | 1 |

$$\begin{aligned}
 B_1 &= I_3' I_2 I_1 I_0' + I_3 I_2' I_1 I_0 \\
 &= (I_3' I_2 + I_3 I_2') I_1' I_0' \\
 &= (I_3 \oplus I_2) (I_1 \neq I_0)
 \end{aligned}$$


Similarly,

$$B_0 = (I_3 \oplus I_1) (I_2 + I_0)$$



Priority encoder: Allow simultaneous activation of I_P's

| I ₃ | I ₂ | I ₁ | I ₀ | B ₂ | B ₁ | |
|----------------|----------------|----------------|----------------|----------------|----------------|--------------------------------------|
| 0 | 0 | 0 | 1 | 0 | 0 | $B_2 = I_3' I_2 + I_3 = I_3 + I_2$ |
| 0 | 0 | 1 | x | 0 | 1 | $B_1 = I_3' \oplus I_2' I_1 + I_3 =$ |
| 0 | 1 | x | x | 1 | 0 | $I_2' I_1 + I_3$ |
| 1 | x | x | x | 1 | 1 | |



7.14 ROM, PAL and PLA:

ROM: Read only memory (fixed AND, Programmable OR)

PAL: Programmable Array logic (Programmable AND, fixed OR)

PLA: Programmable logic Array (Programmable AND, OR)


These LSI devices are used for realizing combinational functions in sum of Product (SOP) form. (AND, OR gate)

ROM: Read only memory capable of realizing SOP expressions by storing appropriate bits at appropriate words.

Example: 8x2 Rom associate 8 words and each word contain 2-bits. This effectively represents 8-ip combinations for 2-functions. Thus it realizes two 3-variable boolean functions.

Word:

| | |
|---|----|
| | 00 |
| 1 | 10 |
| 2 | 10 |
| 3 | 01 |
| 4 | 10 |
| 5 | 01 |
| 6 | 01 |
| 7 | 11 |




$$F_1(a, b, c) = \Sigma(1, 2, 4, 7)$$

$$a'b'c + a'b'c' + ab'c' + abc \\ \Rightarrow \text{sum of a full adder}$$

$$F_2(a, b, c) = \Sigma(3, 5, 6, 7)$$

$$a'b'c + a'b'c' + ab'c' + abc \\ \Rightarrow \text{carry of a full adder}$$



Out of 8 words we have selected only 4, i.e., it is called programmable OR


Programmable OR
(fixed AND)

Application: - Rom is used to represent look up Tables

Features: Fixed AND & Programmable OR.


PAL: Programmable logic array, it's used to realize combinational functions. Here programmable AND and fixed OR are used. (2^n i/p's are sufficient to generate all products)

PAL supports minimization.



OR: i/p are fixed

AND: i/p are programmable



PLA: Programmable Logic array, also support minimization and allow programming both AND and OR gates. Here any product is generated by 2N i/p's and these products are shared across several functions.

$$F_1(A, B, C) = B + AC$$

$$F_2(A, B, C) = AB + BC + CA$$

$$F_3(A, B, C) = \bar{A}\bar{B} + C$$

$$F_4(A, B, C) = \Sigma(3, 4, 5, 6, 7)$$

$\Rightarrow A + BC$


$$F_5(A, B, C) = A + B + C$$

6 - 3 variable functions

$$\begin{aligned} F_3(A, B, C) \text{ after} \\ \text{Simplifying} \\ = A + BC \end{aligned}$$


| A | B | C | Output |
|---|---|---|--------|
| 0 | 1 | 1 | -3 |
| 1 | 0 | 0 | -4 |
| 1 | 0 | 1 | -5 |
| 1 | 1 | 0 | -6 |
| 1 | 1 | 1 | -7 |

| | P_1 | P_2 | P_3 | P_4 | P_5 | P_6 | P_7 |
|-----------|-------|-------|-------|-------|-------|-------|-------|
| A | * | | | | * | | |
| \bar{A} | | | | | | * | |
| B | * | * | | * | * | | |
| \bar{B} | | | * | | | * | |
| C | | * | * | | * | | |
| \bar{C} | | | | * | * | | |



$$\begin{aligned} P_1 &= B + AC = P_2 + P_6 \\ P_2 &= AB + BC + CA = P_4 + P_5 \\ P_3 &= A + BC = P_1 + P_5 \\ P_4 &= \bar{A}\bar{B} + C = P_3 + \\ P_5 &= A + B + C = P_1 + P_2 \end{aligned}$$

Size of PLA:



1. $2N \times P + P \times R$
 Connections are required.

5, 3-variable functions using PLA, There are
8 ~~if~~ independent products


$$6 \times 8 + 8 \times 5 = 48 + 40 = 88 \text{ links}$$

$\underbrace{\quad}_{\text{AND Rom}}$ $\underbrace{\quad}_{\text{OR Rom}}$

$\partial 8^{\text{th}}$ connection.

8. SEQUENTIAL CIRCUITS:

8.1 Sequential circuits:



In Sequential circuits current o/p Y_n is depend not only on current i/p's I , but also on previous o/p's Y_{n-1} .

The previous o/p's termed as state, S

$$Y_n = F(I, Y_{n-1}) = F(I, S)$$

Sequential circuit = Combinational circuit + memory element

Flip Flop: It is a basic memory element capable of one bit storage ('1' or '0'). It contains 2-states (Bi-stable multivibrator). Flip-flop maintains 2-outputs always have complementary relation for valid operation.

FF's are classified on


- Function they perform (Delay, set, reset, toggle)
- Synchronization (Latch, clocked FF etc)
- Construction (NOR, NAND FF)

Each flip-flop is described by

- Characteristic expression ($Q_n = f(I, S)$)
- State table
- State diagram
- Excitation table

(cubit values are used for exciting FF, so that it is having desired response)

Analysis of Sample 2-inverter back-to-back connected circuits




The contact is initially at 'A' and moves to 'C' after 10ns

Limitation: Some control for storing '1' and '0'

This inverter act as memory element due to back to back connection.

OR



18.2 Introduction to flip flops : SR Flip flop :

SR Flip flop is called as set-reset flip-flop. SR flip flop is constructed with NOR gates it is termed as NOR FF



NOR gate analysis :

$$\text{P} \quad \text{Q} \quad \text{NOR} \quad \overline{\text{P}+\text{Q}} = \overline{\text{P}}\overline{\text{Q}}$$

| P | Q | NOR |
|---|---|-----|
| 0 | 0 | 1 |
| 0 | 1 | 0 |
| 1 | 0 | 0 |
| 1 | 1 | 0 |


$$\text{NOR O/p} \Rightarrow \text{I}\phi = \phi\text{I} = 0$$

* If any one of NOR i/p is high, o/p is low.




| A | B | Q | Q_n |
|---|---|---|---------------------|
| 0 | 0 | 0 | 0 } latch or retain |
| 0 | 0 | 1 | 1 } |
| 0 | 1 | 0 | 0 } reset |
| 0 | 1 | 1 | 1 } |
| 1 | 0 | 0 | 1 } set |
| 1 | 0 | 1 | 1 } |
| 1 | 1 | 0 | 0 } invalid |
| 1 | 1 | 1 | 1 } |


for $A=0, B=0, Q=0$



for $A=0, B=0, Q=1$



for $A=0, B=1, Q=0$




for $A=0, B=1, Q=1$

} \Rightarrow same.

B is called as Reset input
 $A=0, B=1$, whatever be Q

$Q_n = 0$

for $A=1, B=0, Q=0$



for $A=1, B=0, Q=1$


} \Rightarrow same.

A is called Set if P

$A=1, B=0$, whatever value of Q , $Q_n = 1$

For $A=1, B=1, Q=0$

For $A=1, B=1, Q=1$



Stable o/p are not satisfying complementary relation.

- NOR SR-FF give invalid operation when both $S=R=1$ and invalid is denoted as don't care.

D.3 SR Flip Flop : characteristic expression, Excitation table, State table and state diagram:

As we know, for SR-FF :

| S | R | Q_n | |
|---|---|-------|--|
| 0 | 0 | 0 | |
| 0 | 1 | 0 | |
| 1 | 0 | 1 | |
| 1 | 1 | ∅ | |


function table

Characteristic table:

| S | R | Q | Q_n |
|---|---|-----|-------------|
| 0 | 0 | 0 | 0 } Retain |
| 0 | 0 | 1 | 1 } |
| 0 | 1 | 0 | 0 } Reset |
| 0 | 1 | 1 | 0 } |
| 1 | 0 | 0 | 1 } set |
| 1 | 0 | 1 | 1 } |
| 1 | 1 | 0 | ∅ } invalid |
| 1 | 1 | 1 | ∅ } |


Characteristic expression:

$$Q_n = f(S, R, Q) \\ = \Sigma(1, 4, 5) + \Sigma_Q(6, 7)$$



$$\therefore \text{expression} = S + \bar{R}Q$$

State diagram:




Every state has 4 transitions ($SR = 00, 01, 11, 10$)

Excitation table:

To get desired change at o/p ($Q \rightarrow Q_n$)
 What values are to be applied at S, R variables?

| Q | Q_n | S | R |
|---|-------|--------|--------|
| 0 | 0 | 0 | ϕ |
| 0 | 1 | 1 | 0 |
| 1 | 0 | 0 | 1 |
| 1 | 1 | ϕ | 0 |

8.4 SR-Flip Flop Part 3:



Drawback: It won't allow $S=R=1$ for valid operation.


This operation is solved with new FF called as

JK - FF.

8.5 JK-Flip Flop:

JK Flip Flop is nothing but SR FF but it have valid operation if $J=K=1$. When both i/p's are 'one' JK flip flop complement its o/p $[Q_n = \bar{Q}]$

Symboolic diagram:




Function table:

| J | K | Q_n |
|---|---|--------------------|
| 0 | 0 | Q (Retain) |
| 0 | 1 | 0 (Reset) |
| 1 | 0 | 1 (Set) |
| 1 | 1 | \bar{Q} (Toggle) |

State table:


| J | K | Q | Q_n |
|---|---|-----|----------------------------|
| 0 | 0 | 0 | 0 |
| 0 | 0 | 1 | 1 } Retain $Q_n = Q$ |
| 0 | 1 | 0 | 0 } Reset $Q_n = 0$ |
| 0 | 1 | 1 | 0 } |
| 1 | 0 | 0 | 1 } Set $Q_n = 1$ |
| 1 | 0 | 1 | 1 } |
| 1 | 1 | 0 | 1 } Toggle $Q_n = \bar{Q}$ |
| 1 | 1 | 1 | 0 } |

State Diagram:

Characteristic expression:

$$Q_n = f(Q, J, K) = \sum(1, 4, 5, 6)$$

$$Q_n = J\bar{Q} + \bar{K}Q$$

| | JKQ | 00 | 01 | 11 | 10 |
|------------|-----|----|----|----|----|
| Q | 0 | | L | | |
| J | 1 | L | L | | L |
| K | | | | | |
| $J\bar{Q}$ | | | | | |



Excitation table:

| Q | Q_n | J | K |
|---|-------|---|---|
| 0 | 0 | 0 | φ |
| 0 | 1 | 1 | φ |
| 1 | 0 | φ | 1 |
| 1 | 1 | φ | 0 |

Q.6 D-Flip Flop: ($J \neq K$)


JK Flip Flop provide delay operation, if $J \neq K$. Delay FF (D-FF) is the basic FF in shift counters / shift registers. It is the versatile flip flop in the data communication. It is used for synchronising data transfer between fastest sender to slowest receiver.

Symbolic diagram:



$$D = 0 \Rightarrow J = 0, K = 1 \Rightarrow Q_n = 0 \text{ (Reset)}$$


$$D = 1 \Rightarrow J = 1, K = 0 \Rightarrow Q_n = 1 \text{ (Set)}$$



State table:

| D | Q | Q_n |
|---|---|---------------|
| 0 | 0 | 0 } $Q_n = 0$ |
| 0 | 1 | 0 } (Reset) |
| 1 | 0 | 1 } $Q_n = 1$ |
| 1 | 1 | 1 } (Set) |

State Diagram:



Characteristic equation:

$$Q_n = f(D, Q)$$



$$= D\bar{Q} + \bar{D}Q$$

$$Q_n = D$$

D-FF exhibit True combinational behaviour

Anything and everything act as D-FF, a piece of wire, buffer or literally anything that offer delay

Cx -


Excitation table:

| D | Q_n | D ($D = Q_n$) |
|---|-----|-----------------|
| 0 | 0 | 0 |
| 0 | 1 | 1 |
| 1 | 0 | 0 |
| 1 | 1 | 1 |

whatever Q_n is needed
 it must be applied at D.

J-K Flip Flop: ($J = K$)

JK FF provide toggle operation if $J=K$. T-FF is the basic element in asynchronous counters. If $T=1$, it provide modulo-2 operation (MOD-2 counter)

Symbolic Diagram:


$$T=0 \Rightarrow J=K=0 \Rightarrow Q_n = Q$$

$$T=1 \Rightarrow J=K=1 \Rightarrow Q_n = \bar{Q}$$

| T | Q_n |
|---|--------|
| 0 | Retain |
| 1 | Toggle |

State table:

| T | Q | Q_n |
|---|-----|---------------------|
| 0 | 0 | 0 |
| 0 | 1 | 1 } $Q_n = Q$ |
| 1 | 0 | 1 } |
| 1 | 1 | 0 } $Q_n = \bar{Q}$ |

State Diagram:


Excitation table

| \varnothing | Q_n | T |
|---------------|-------|-----|
| 0 | 0 | 0 |
| 0 | 1 | 1 |
| 1 | 0 | 1 |
| 1 | 1 | 0 |

if $\Delta\varnothing \neq 0 \Rightarrow T = 1$
 else, $\varnothing T = 0$


Characteristic Expression:

$$\begin{aligned} Q_n &= F(T, \varnothing) = \Sigma(1, 2) \\ &= \bar{T}\varnothing + T\bar{\varnothing} \\ &= T \oplus \varnothing \end{aligned}$$



(Q) Find clock period if $T = 1$ in T-FF

$$\Rightarrow Q_n = \bar{\varnothing} \text{ for } T=1$$



$$T_{CLK} = 10 \text{ ns}, f_{CLK} = 1 / 10 \text{ ns/cycle} = \frac{10^9}{10} \text{ cycles/sec}$$

Q: Produce a square wave clock with 50% duty cycle.

$$= \frac{1000 \times 10^6}{10} \text{ cycles/sec} \approx 100 \text{ MHz}$$


Notes

Clock period = Time taken for 1 cycle

Q.8 FF-interconversion:

FF interconversion allows converting any other Flip flop.

for ex, 2-i/p FF into 1-i/p FF




While 1-i/p FF is converted into 2-i/p FF by simulation.

FF used in the design is called as Given FF (Basic) and FF designed is called Target FF (Desired)

Ex - Convert T-FF to JK-FF

Interconversion Procedure:

- ① Get state table of target FF.
- ② Replace next state (Q_n) using excitation table of given FF. This step ensure given FF simulating behaviour of target FF.
- ③ Get expression for i/p's of given FF in terms of target FF and realize.



Example ① Convert T-FF into JK-FF

① state table of JK-FF

| J | K | Q | d_n | T |
|---|---|---|-------|---|
| 0 | 0 | 0 | 0 | 0 |
| 0 | 0 | 1 | 1 | 0 |
| 0 | 1 | 0 | 0 | 0 |
| 0 | 1 | 1 | 0 | 1 |
| 1 | 0 | 0 | 1 | 1 |
| 1 | 0 | 1 | 1 | 0 |
| 1 | 1 | 0 | 1 | 1 |
| 1 | 1 | 1 | 0 | 1 |

↓ Step 2

② Replace d_n with excitation table of T-FF

$$\Delta Q \neq 0 \Rightarrow T=1$$


$$\text{else } T=0$$

$$Q \rightarrow d_n$$

$$0 \rightarrow 1 \\ 1 \rightarrow 0 \quad \left. \right\} T=1$$


③ Get expression for T (Given FF i/p)

$$T = F(J, K, \alpha) = \Sigma (3, 4, 6, 7)$$



$$T = J\bar{\alpha} + K\alpha$$

④ Realization



Example ② Convert D-FF into T-FF

- ① State table of T-FF
- ② Replace next state (α_n) with excitation of D-FF

$$P = \alpha_n$$

| T | α | α_n | D |
|---|----------|------------|---|
| 0 | 0 | 0 | 0 |
| 0 | 1 | 1 | 1 |
| 1 | 0 | 1 | 1 |
| 1 | 1 | 0 | 0 |


③ Get expression for D

$$D = T(T, Q) = \Sigma(1, 2)$$

$$= \overline{T}Q + T\overline{Q}$$

$$= T \oplus Q$$

④ Realization:



Example ③ T -FF into D -FF:

① State table for target FF

| D | Q | Q_n | T_n |
|-----|-----|-------|-------|
| 0 | 0 | 0 | 0 |
| 0 | 1 | 0 | 1 |
| 1 | 0 | 1 | 1 |
| 1 | 1 | 1 | 0 |

② Replace Q_n using $\underbrace{\text{excitation table of } T-FF}_{T_n}$

i.e. $AQ + 0 \Rightarrow T=1 (Q_n \neq Q)$
else $T=0$


③ Expression of T as a function of D, Q

$$T = F(D, Q) = \Sigma(1, 2)$$

$$= DQ + D\bar{Q}$$


$$= D \oplus Q$$

④ Realization



$$T = Q \oplus Q$$

NOTE -



Given $A = T$ -FF, then $B = D$ -FF or, $A = D$ -FF then $B = T$ -FF
 i.e. D and T-FF are interchangeable.

NOTE -


Target-FF

| Given | SR | JK | T | D |
|--------------------|-----------|-----------|-------|-------|
| $f(S, R, Q)$ SR-FF | - | $J = K =$ | $T =$ | $D =$ |
| $f(J, K, Q)$ JK-FF | $S = R =$ | - | $T =$ | $D =$ |
| $f(T, Q)$ T-FF | $S = R =$ | $J = K =$ | - | $D =$ |
| $f(D, Q)$ D-FF | $S =$ | $J = K =$ | $T =$ | - |

8.9 Design a new AB flip flop using JK flip flop:

Let a new AB-FF behaviour is given below :

| A | B | d_n |
|---|---|--------------------|
| 0 | 0 | 0 (Reset) |
| 0 | 1 | Q (Retain) |
| 1 | 0 | \bar{Q} (Toggle) |
| 1 | 1 | 1 (set) |



Solution:

① State table of AB-FF

| A | B | Q | d_n | J | K |
|---|---|---|-------|--------|--------|
| 0 | 0 | 0 | 0 | 0 | ϕ |
| 0 | 0 | 1 | 0 | ϕ | 1 |
| 0 | 1 | 0 | 0 | 0 | ϕ |
| 0 | 1 | 1 | 1 | ϕ | 0 |
| 1 | 0 | 0 | 1 | 1 | ϕ |
| 1 | 0 | 1 | 0 | ϕ | 1 |
| 1 | 1 | 0 | 1 | 1 | ϕ |
| 1 | 1 | 1 | 1 | ϕ | 0 |

② Replace Q_n using JK excitation table

| A | Q_n | J | K |
|-----|-------|--------|--------|
| 0 | 0 | ϕ | 0 |
| 0 | 1 | 1 | ϕ |
| 1 | 0 | ϕ | 1 |
| 1 | 1 | ϕ | 0 |

③ Expression for J, K

$$J = F(A, B, Q) = \sum(4, 6) + \sum_{\phi}(1, 3, 5, 7)$$

| $A \setminus B \setminus Q$ | 00 | 01 | 11 | 10 |
|-----------------------------|----|--------|--------|----|
| 0 | 0 | ϕ | ϕ | |
| 1 | 1 | ϕ | ϕ | 1 |


$\rightarrow J = A$

$$K = F(A, B, Q) = \sum(1, 5) + \sum_{\phi}(0, 2, 4, 6)$$

| $J \setminus K \setminus Q$ | 00 | 01 | 11 | 10 |
|-----------------------------|--------|----|----|--------|
| 0 | ϕ | 1 | | ϕ |
| 1 | ϕ | 1 | | ϕ |

$\rightarrow K = \overline{B}$

④ Realization



8.10 FF interconversion GATE Questions:

(Q1) SR Flip flop is constructed with NOR gates, $S=0$, $R=0$, $d=0$.

If $d_P Q$ is changed to 1, SR values

- (A) 0, 1
- (B) 1, 0
- (C) 1, ϕ
- (D) ϕ , 1

$\Rightarrow \because S=R=1 \Rightarrow$ invalid

The function table is :

| S | R | Q_n |
|---|---|---------|
| 0 | 0 | Q |
| 0 | 1 | 0 |
| 1 | 0 | 1 |
| 1 | 1 | invalid |

$\therefore S=1$ and $R=0$ in order to have $Q_n=1$

$\therefore b$ is the answer.

(Q2) In SR-FF, if $S=R=1$ then Q_n value is

- (A) 0
- (B) 1
- (C) ϕ
- (D) Invalid

\Rightarrow for $S=1$, $R=1$

$Q_n = \text{Invalid}$!


(Q3) A state table of 2-FF is given below

| Present state | | Next state | |
|---------------|-------|------------|----------|
| Q_1 | Q_0 | Q_{1n} | Q_{0n} |
| 0 | 0 | 0 | 1 |
| 0 | 1 | 1 | 0 |
| 1 | 0 | 1 | 1 |
| 1 | 1 | 1 | 1 |

If flip flop T_1 realizes state variable Q_1 and T_0 realizes state variable Q_0 .

$$\overline{T}_1(Q_1, Q_0) = ?$$

$$T_0(Q_1, Q_0) = ?$$



$$\therefore \Delta Q \neq 0 \Rightarrow T=1$$

$$\text{else } T=0$$

$$Q_{1n} \neq Q_1 \Rightarrow T=1$$

| Q_1 | Q_0 | Q_{1n} | \overline{T}_1 |
|-------|-------|----------|------------------|
| 0 | 0 | 0 | 0 |
| 0 | 1 | 1 | 1 |
| 1 | 0 | 1 | 0 |
| 1 | 1 | 1 | 0 |

$$\overline{T}_1 = \overline{Q_1} Q_0$$

| Q_1 | Q_0 | Q_{0n} | T_0 |
|-------|-------|----------|-------|
| 0 | 0 | 1 | 1 |
| 0 | 1 | 0 | 1 |
| 1 | 0 | 1 | 1 |
| 1 | 1 | 1 | 0 |

$$Q_{0n} \neq Q_0 \Rightarrow T_0=1$$

$$Q_{0n} = Q_0 \Rightarrow T_0=0$$

$$T_0 = \overline{Q_1} + \overline{Q_0} \text{ or}$$


$$T_0 = \overline{Q_1} \overline{Q_0} + \overline{Q_1} Q_0 + Q_1 \overline{Q_0}$$

$$Q_{0n} \neq Q_0 \Rightarrow T_0=1$$

$$Q_{0n} = Q_0 \Rightarrow T_0=0$$

$$\therefore T_1 = \overline{Q_1} Q_0$$


$$T_2 = \overline{Q_1} + \overline{Q_0}$$



If propagation delay of T-FF is 50 ns then
clock frequency at Y

- (A) 50 GHz
- (B) 20 GHz
- (C) 10 GHz
- (D) 0.01 GHz

$$\Rightarrow \text{Clock period at } Y = 2 * 50 \text{ ns} \\ = 100 \text{ ns}$$



$$\begin{aligned} \text{frequency} &= \frac{1}{100 \text{ ns/cycle}} = \frac{1}{100 \times 10^{-9} \text{ sec/cycle}} \\ &= \frac{10^9}{100} \text{ cycles/sec} = \frac{1000}{100} \times 10^6 \text{ Hz} \\ &= 10 \text{ MHz} = \frac{10}{1000} \text{ GHz} = 0.01 \text{ GHz} // \end{aligned}$$

(Q5) XY-FF behaviour is given below:

| X | Y | Q_n |
|---|---|-----------|
| 0 | 0 | ? |
| 0 | 1 | Q |
| 1 | 0 | \bar{Q} |
| 1 | 1 | 0 |

If XY-FF is realized by JK-FF expression for J and K are

- (A) $J=X, K=\bar{Y}$
- (B) $J=\bar{Y}, K=X$
- (C) $J=\bar{X}, K=\bar{Y}$
- (D) $J=Y, K=X$

⇒ Q State table and excitation table will be:

| X | Y | d_n | J | K |
|---|---|-------|---|---|
| 0 | 0 | 1 | 1 | 0 |
| 0 | 1 | 0 | 0 | 0 |
| 1 | 0 | 1 | 1 | 1 |
| 1 | 1 | 0 | 0 | 1 |

$$J = F(X, Y) = \overline{X}\overline{Y} + X\overline{Y} = \overline{Y}(\overline{X} + X) \\ = \overline{Y}$$

∴ only one option have $J = \overline{Y}$


∴ (B) is the correct answer.

Similarly, $K = F(X, Y) = X\overline{Y} + \overline{X}Y = X(\overline{Y} + Y) = \underline{X}$.


∴ $K = X, J = \overline{Y}$

Q.11 FF Clocks Terminology:

SR-NAND gate FF:



SR-NOR gate FF




SR-NAND gate FF

In a NAND gate,

$$\begin{array}{c}
 \text{A} \\
 \text{B} \\
 \text{---} \\
 \text{D}_0 \\
 \text{---} \\
 \overline{AB} = \overline{A} + \overline{B}
 \end{array}
 \Rightarrow \overbrace{\overline{O}\phi}^{\text{i/p}} = \overbrace{\phi\overline{O}}^{\text{o/p}} = 1$$

$$\Rightarrow \overbrace{\overline{1}\overline{1}}^{\text{i/p}} = \overbrace{\overline{0}\overline{0}}^{\text{o/p}}$$




| S | R | Q_n |
|---|---|-------------|
| 0 | 0 | 0 (invalid) |
| 0 | 1 | 0 (Reset) |
| 1 | 0 | 1 (Set) |
| 1 | 1 | Q (Retain) |

NAND SR behave as NOR SR if $S \neq R$. If $S=R$, NAND SR-FF and NOR SR-FF behave oppositely.


| S | R | NOR SR | NAND SR | Q_n |
|---|---|--------------------|--------------------|-------|
| 0 | 0 | Q | ϕ (0 invalid) | 0 |
| 0 | 1 | 0 | 0 | 1 |
| 1 | 0 | 1 | 1 | 0 |
| 1 | 1 | ϕ (0 invalid) | 0 | Q |

NAND SR-FF \equiv NOR SR-FF, if i/p's are complemented and o/p positions are shifted.





NOR SR-FF




≡ NAND SR-FF

Clocked FF :

Flip flop operation is made to synchronize with respect to external signal clock.

* Edge triggered flip flops :




* Edge triggered FF are called synchronous FF.

* It is better solution for noisy signal

* -ve edge triggering is mostly used in practical applications


* Level triggered flip flops :




* These flip flops are also called latches and Asynchronous flip flops.

Symbolic Representation of clocked flip flops :-


level triggering :-




true level triggering :-




-ve level triggering :-




edge triggering :-
(more insensitive to noise)



true edge triggering :-



-ve edge triggering :-
mostly used




Clocked SR-FF :


| S | R | CLK | Q_n |
|---|---|----------|--|
| ∅ | ∅ | inactive | ∅ → latched ($Q_n = \alpha$) |
| 0 | 0 | | 0 |
| 0 | 1 | | 0 |
| 1 | 0 | active | 1 |
| 1 | 1 | | invalid } → follow external i/p's S, R |

Setup time:

t_{st} is the minimum amount of time stable input is needed before active clock edge present.

Hold time:



t_{hl} is the minimum amount of time input must available (hold) after active clock edge present.


Propagation delay:

t_{pd} is the amount of time required to produce valid outputs after accepting input.

Pulse width:

t_{pw} is the active "high duration" of the clock.




$$\text{duty cycle} = \left(\frac{t_{\text{pw}}}{T} \right) * 100\% \Rightarrow T_{\text{on}} = T_{\text{off}} \text{ then duty cycle} = 50\%$$

and it is called square wave signal.

(Q) If $T = 100 \text{ ns}$ and duty cycle = 30%. Then what is t_{pw} ?

$$\Rightarrow \frac{t_{pw}}{T} \times 100\% = 30\% \text{ of } T \\ = 0.03 \times 100 = 30 \text{ ns}$$

NOTE:




→ edge triggering.

Race Condition:


for a level triggered T-FF, with $T = 1$ and pulse width (t_{pw}) greater than propagation delay (t_{pd}).

Then FF produces unpredictable output as it undergoes unpredictable no. of toggles.

unpredictable
op from
JK FF if
 $J=K=1$ with
level triggering



case 1: $t_{pw} = 20 \text{ ns}$
 $t_{pd} = 6 \text{ ns}$
 (complements after every 6ns)



case 2: $t_{pw} = 20 \text{ ns}$
 $t_{pd} = 8 \text{ ns}$




in 20ns, it is complementing 3 times
 and thus $Q_n = 0$

".. $Q_n = \bar{Q}$)

One of the solution to overcome race condition is JK master slave flip flops.

It is composed of JK-And D-FF cascaded such that the o/p of JK is given as i/p to D-FF. Complementary clocks are connected to flip flops.



| J | K | D _n |
|---|---|----------------|
| 0 | 0 | Q |
| 0 | 1 | 0 |
| 1 | 0 | 1 |
| 1 | 1 | Q |

JK - Master slave FF

At +ve level only master FF is active and $Q_n = Q$. Slave FF will copy the o/p of master FF while at -ve level slave FF is active and master remain same (it maintain $Q_n = Q$).

8.12 Memory Construction:

Memory is divided into words and bits. Addressable unit is word. All bits are accessed at a time.

Ex - let $2^m \times n$ bit memory

This memory contains 2^m words and each word is having n -bits.

NOTE: Address bus size (in bits) = $\lceil \log_2 2^m \rceil = m$ bits

Data bus size n -bits.

(Q) Consider 4 GB memory is organized into 4 designs having word size 8-bits, 16-bits, 32-bits and 64-bits. Compute Address bus and Data bus sizes each case

$$\Rightarrow \text{Designed : } 4G \times 8 \text{ bits} = 4GB$$

$$= \log_2 4 \times 2^{30} = \log_2 2^{32}$$

$$\Rightarrow 32\text{-bits } (A_31 \text{ to } A_0)$$

$$\text{Data bus size} = 8 \text{ bits}$$

$$\left. \begin{array}{l} 4 \text{ Giga words} \\ \Rightarrow 8 \text{ bits/word} \\ 4G \text{ words} \\ = 4 \times 2^{30} \text{ words} \end{array} \right\}$$

Design 2: 16-bit words

$$4GB = 4G \times 8 = 2G \times 16$$

$$\text{address bus size} = \log_2 2^G$$

$$= \log_2 2 \times 2^{30}$$

$$= \log_2 2^{31}$$

$$= 31 \text{ bits}$$

$$\text{Data bus size} = \underline{\underline{16 \text{ bits}}}$$

Design 3: 32-bit words

$$4GB = 4G \times 8 \text{ bits}$$

$$= 1G \times 32 \text{ bits}$$

$$\text{Address bus size} \Rightarrow \log_2 1G = \log_2 2^{30}$$

$$= 30 \text{ bits}$$

$$\text{Data bus size} = 32 \text{ bits}$$

Design 4: 64-bit words

Address bus size

$$44B = 4G \times 8 \text{ bits}$$

$$= 1G \times 32 \text{ bits}$$

$$= \frac{1}{2} G \times 64 \text{ bits}$$

$$\log_2 \frac{1}{2} G = \log_2 2^{30}/2$$

$$= \log_2 2^{30}$$

$$= 30 \text{ bits}$$

Data bus size = 64 bits //

Q.13 Memory Expansion:

Memory expansion is a process of constructing higher capacity memory with smaller size memory chips arranged in multiple levels.

Let $P \times Q$ memory is used / need and basic memory chips of each size $M \times N$ (M words $\times N$ bits)

$$\# \text{ Total chips} = \frac{\text{Desired size}}{\text{Basic chip size}}$$

$$= \frac{P \times Q}{M \times N}$$

$M < P$: Expansion

Ex- How many $1K \times 4$ memory chips are required to construct $2KB$ memory?


$$\Rightarrow \# \text{ chips} = \frac{2KB}{1K \times 4} = \frac{2K \times 8}{1K \times 4} = 4 \text{ chips}$$

4 chips are arranged in 2-rows and 2-columns
Design with interfacing diagram

$2K \times 8$ memory

$$\text{Address bits} = \log_2 2^k = 11 \text{ bits } (A_{10} - A_0)$$

$$\text{Data bits} = 8 \text{ bits.}$$



(here we need $1 \rightarrow 1 \times 2$ decoder and $4 \rightarrow 1K \times 4$ chips)

(Q) $1K \times 4$ memories organised in 8 rows and 4 columns
 What is the size address bus for the target memory?

$$\Rightarrow \# \text{ words} = 8K \quad (\cancel{8K \times 4} \times 8 \times 1K)$$

$$\text{Address bus size} = \log_2 8K = \log_2 2^3 = 13 \text{ bit}$$

$$\text{Data bus size} = 4 \times 4 = 16 \text{ bits/words}$$

$$\text{Target Memory} = 8K \times 16 \quad \Rightarrow \# \text{ chips} = \frac{8K \times 16}{1K \times 4}$$

These 32 chips are arranged in 8 rows and 4 columns.
Hence, 3×8 decoder is needed.

Arg: $A_0 \rightarrow$ given to chips

$A_{10} - A_{10}$ → given to decoder.

9 COUNTERS

9.1 Basics of Counter:-

Counters are used to provide accurate timing or control signals. Basic element of counter is Flip Flop.

* All flip flops responds to the same clock instance then counters are called Synchronous Counters. These are faster.



* If one flip flop provide clock signal to another flip flop then counters are called as asynchronous counters. ("UP/Down" counter)



* In a counter, the states in the counting path are called as counting states. While the states which are outside the counting path (loop) is called non-counting state.

* In a counter, the number of states in the counting path (loop) is called modulus of counter.

- * For a given counter, if all possible states are in counting path then it is called free running counter.
- * For a given counter, irrespective of initial value if counter progresses such counter is called self-starting counter.
- * For a counter, if modulus is K, then clock period of counter is given as

$$T_{\text{clock}} = \frac{T_{\text{counter}}}{K}$$

NOTE -

Clock design $\Rightarrow T_{\text{clock}} \geq T_{\text{pd}}$


Synchronous Counter: (faster than asynchronous counter)

$$T_{\text{clock}} = T_{\text{FF}} + T_{\text{comb}}$$

Asynchronous Counter:

$$T_{\text{clock}} = n T_{\text{FF}} + T_{\text{comb}}$$


Ex -



- Since 3 bits are associated \therefore it is a 3-bit counter.
- Since in a loop, there are only 6 states \therefore it is a MOD-6 counter. i.e. modulus = 6
and, these 6 states are Counting states.

- Since there are 6 states in the counting path(loop)
therefore, Counting states = 6
non-counting states = 2 (010, 011)
- Since all states are not part of counting path.
Therefore, it is not a free running counter
- It is self starting as with only initial state, we can enter into the counting path.
 - minimal clock delay = 1 clock
(max time req to move
(path length) from
non-counting state
to counting state)

Ex 2 -



→ The given counter is modulus 4 counter as there are 4 states in the counting path.


→ It is self starting as

→ It is free running as all the possible states are in counting path.

→ Sequence generated with initial state 00 are

(i) 00 → 11 → 00 → 11 → ... → max length of seq MLS = 4


(ii) 01 01 01 01 - - -

Ex 3 -

- here there are 3 states in counting path, therefore, it is Mod-3 counter
- q_t is not free running
- q_t is not self starting as we cannot reach to counting state from the non-counting state.

9.2 Synchronous Counters - Design issues and Simplified version (Shift counter, Ring counter, Johnson counter) :

Synchronous counter provides fastest response and used for realtime applications. The design complexity is more than asynchronous counters.



Each i/p is to be expressed as a function of outputs of all FF's

$$I_i = F(Q_{n-1}, Q_{n-2} \dots Q_1, Q_0)$$

$$0 \leq i \leq n-1$$

Simplified versions:

(i) Shift counter: (Data is shifted from previous FF to current FF)

$$I_0 = f(Q_{n-1}, Q_{n-2}, \dots, Q_1, Q_0)$$

$$I_i = Q_{i-1} \quad 1 \leq i \leq n-1$$

$$(I_0 = Q_0, I_1 = Q_1)$$

(ii) Ring counter: (The relation of i/p and o/p forms ring)

$$I_0 = Q_{n-1}; \quad I_i = Q_{i-1} \quad 1 \leq i \leq n-1$$

(iii) Johnson or twisted ring counter: (Complement of last o/p is i/p to first FF)

$$I_0 = \overline{Q_{n-1}}; \quad I_i = Q_{i-1} \quad 1 \leq i \leq n-1$$

→ With n-FF Shift counter provide 2^n maximum modulus with Ex-or maximum modulus is $2^n - 1$

→ With n-FF ring counter can provide modulus as n.

→ With n-FF Johnson or Twisted ring counter provide max modulus as 2^n . Johnson counter provide grey counting.

Ex. for, 8-FF \Rightarrow

| Counter | Max modulus |
|---------|-------------------|
| Shift | $2^8 - 1 = 255$ |
| Ring | 8 |
| Johnson | $2 \times 8 = 16$ |

Drawback: Main problem of synchronous counter are clock skew, more design complexity.



Procedure:

- ① For a given state diagram, identify no. and type of FF's to be used.
- ② Construct state table and replace the associate next state using excitation table of given FF.
- ③ Get i/p expressions for all FF i/p's and realize them.



Q.3 Synchronous Counters: Design procedure:

Example: Let the two state variables as Q_A, Q_B and decimal value of state $S_i = 2^i Q_A + Q_B$

⇒ The given counter is MOD-4 counter



The Mod-4 is realized with T-FF's



$$T_A = F(Q_A, Q_B)$$

$$T_B = F(Q_A, Q_B)$$

| Present state | | Next state | | T_A | T_B |
|---------------|-------|------------|----------|-------|-------|
| Q_A | d_B | d_{AN} | d_{BN} | | |
| 0 | 0 | 1 | 1 | 1 | 1 |
| 0 | 1 | 0 | 0 | 0 | 1 |
| 1 | 0 | 0 | 1 | 1 | 1 |
| 1 | 1 | 1 | 0 | 0 | 1 |

d_{AN} is replaced with T_A using its excitation table

$$\therefore \Delta d_{AN} \neq 0 \Rightarrow T_A = 1$$

$$\text{else } T_A = 0$$

$$\begin{aligned} \therefore T_A &= F(Q_A, d_B) = \overline{Q_A} \overline{d_B} + Q_A \overline{d_B} \\ &= \overline{d_B} (Q_A + \overline{Q_A}) \\ &= \overline{d_B} \end{aligned}$$

Similarly, d_{BN} is replaced with T_B using its excitation table.

$$\text{ie } \Delta d_{BN} \neq 0 \Rightarrow T_B = 1$$

$$\text{else } T_B = 0$$


$$\begin{aligned} T_B &= F(Q_A, d_B) = \overline{Q_A} \overline{d_B} + \overline{Q_A} Q_B + Q_A \overline{d_B} + Q_A Q_B \\ &= 1 \end{aligned}$$

$$\therefore T_A = \overline{d_B}$$

$$T_B = 1$$

Example 2:

Let the following synchronous counter




- What is the counting sequence ($Q_A Q_B$)?
- What is the sequence generated by FF Q_B with initial state $Q_A Q_B$ as 01 is?

From the ~~deg~~ design we can get state table and state diagram.

$$\text{here, } Q_{BN} = D_B = \overline{Q_A}$$

$$Q_{AN} = D_A = Q_B$$

| Present state | | Next state | |
|---------------|-------|------------|----------|
| Q_A | Q_B | Q_{AN} | Q_{BN} |
| 0 | 0 | 0 | 1 |
| 0 | 1 | 1 | 1 |
| 1 | 0 | 0 | 0 |
| 1 | 1 | 1 | 0 |



- ∴ Counting seq is $00 \rightarrow 01 \rightarrow 11 \rightarrow 10 \rightarrow 00$
- at 01, there will be 1100 1100 1100 ...

(Q) For the figures obtained state diagram, if initial state is 01 after 183 clocks what is the state of counter.


→ Since after every 4th clock, the counter is at its initial state

$$\therefore 183 \div 4 = \overline{45} \text{ clock (remainder)}$$

∴ State will be 00

9.4 Asynchronous Counters : Ripple counters

- In asynchronous counter, o/p of one of the flip flop give the clock i/p to next FF.
- The clock move as a ripple from one FF to another. Hence called as Ripple counter
- Natural Counting is Binary up counting and basic flip flop is T-FF (operated in toggle mode)
- Design complexity is less than Synchronous counter but provide slow response.




$$T_{\text{clock}} \geq 4 * \text{FF delay}$$

| Clock edge | FF o/p used for clock | Nature of counting |
|------------|--------------------------|--------------------|
| -ve | True (α) | Binary UP |
| +ve | False ($\bar{\alpha}$) | Binary UP |
| - ve | False ($\bar{\alpha}$) | Binary DOWN |
| + ve | True (α) | Binary Down |

if, Edge and output clock position matches - Down
 else - up counting.

Analysis:



$2^3 = 8$, MOD-8 counter.


LSB flip flop assumed to have valid clock always.

$$\text{Hence } Q_n = Q_0$$


Other FF complement their o/p iff clock changes from $1 \rightarrow 0$ ($Q_{i-1} : 1 \rightarrow 0$). For all other values of clock FF retain its previous o/p

| Previous state | | | Next state | | |
|----------------|-------|-------|------------|----------|----------|
| Q_2 | Q_1 | Q_0 | Q_{2n} | Q_{1n} | Q_{0n} |
| 0 | 0 | 0 | 0 | 0 | 1 |
| 0 | 0 | 1 | 0 | 1 | 0 |
| 0 | 1 | 0 | 0 | 1 | 1 |
| 0 | 1 | 1 | 1 | 0 | 0 |
| 1 | 0 | 0 | 1 | 0 | 1 |
| 1 | 0 | 1 | 1 | 1 | 0 |
| 1 | 1 | 0 | 1 | 1 | 1 |
| 1 | 1 | 1 | 0 | 0 | 0 |

valid change



Timing Signals:



$$t_0 = 2t_{\text{CLK}} ; t_1 = 2t_0 ; t_2 = 2t_1$$


LSB FF acts as $\frac{1}{2}$, middle one $\frac{1}{4}$ and last FF acts as $\frac{1}{8} (\text{MOD}-8)$

$$f_0 = f_{CLK}/2 ; t_0 = 2t_{CLK}$$

$$f_1 = f_0/2 ; t_1 = 2t_0 = 4t_{CLK}$$

$$f_2 = f_1/2 ; t_2 = 2t_1 = 8t_{CLK}$$

(Q) If $d_1 d_0 = 01$, the state of ~~the~~ counter for next state 3 clocks is



- ④ 01, 10, 11
- ⑤ 10, 11, 00
- ⑥ 00, 11, 10.
- ⑦ 01, 00, 11

\Rightarrow \therefore the edge and true o/p for CLK \Rightarrow down counting
the given counter is MOD-4 Down Counter.

$$11 \rightarrow 10 \rightarrow 01 \rightarrow 00$$

\therefore answer is ⑥

(Q) Given the counting seq below, if initial state is 11,
what will be the state after 113 clocks.

$$01 \rightarrow 00 \rightarrow 11 \rightarrow 10$$

$\underbrace{\hspace{3cm}}$

$$\Rightarrow 113 \div 4 = 28 \text{ remainder}$$

\therefore after 1 clock of 11 we will get $\underline{\underline{10}}$

(Q) If each FF delay is 25 ns. what is the minimum clock delay?

$$\Rightarrow \because T_{CLK} \geq 3 * T_{FF \text{ delay}}$$

$$T_{CLK} \geq 3 * 25 \text{ ns} \\ \geq 75 \text{ ns}$$

$$\therefore \text{minimum delay} = 75 \text{ ns}$$

(Q) What is the max usable clock frequency? (for above question)

$$\Rightarrow \because F_{CLK \text{ max}} = \frac{1}{T_{CLK \text{ min}}} \\ = \frac{1}{75 \text{ ns/clock}} = \frac{10^9 \text{ sec}}{75} \text{ clocks/sec} \\ = \frac{1000}{75} \times 10^6 \text{ Hz} \\ = \frac{40}{3} \text{ MHz} \\ = 13.33 \text{ MHz}$$

Q.5 Gate questions on counters:

2017

(Q) The next state table of 2-bit saturating up-counter is given below

| Q_1 | Q_0 | Q_{1n} | Q_{0n} |
|-------|-------|----------|----------|
| 0 | 0 | 0 | 1 |
| 0 | 1 | 1 | 0 |
| 1 | 0 | 1 | 1 |
| 1 | 1 | 1 | 1 |

The counter is built as a synchronous sequential circuit using T-FF. The expression for T_1 and T_0 are

- (A) $T_1 = Q_1 Q_0$, $T_0 = \overline{Q_1} \overline{Q_0}$
- (B) $T_1 = \overline{Q_1} Q_0$, $T_0 = \overline{Q_1} + \overline{Q_0}$
- (C) $T_1 = Q_1 + Q_0$, $T_0 = \overline{Q_1} \overline{Q_0}$
- (D) $T_1 = \overline{Q_1} Q_0$, $T_0 = Q_1 + Q_0$

$$\Rightarrow T_1: Q_1 \rightarrow Q_1^+$$

$$T_0: Q_0 \rightarrow Q_0^+$$

$$\Delta Q \neq 0 \Rightarrow T=1$$

$$\text{else } T=0$$

∴ excitation table will be:

| Q_1 | Q_0 | Q_{1n} | Q_{0n} | T_1 | T_0 |
|-------|-------|----------|----------|-------|-------|
| 0 | 0 | 0 | 1 | 0 | 1 |
| 0 | 1 | 1 | 0 | 1 | 1 |
| 1 | 0 | 1 | 1 | 0 | 1 |
| 1 | 1 | 1 | 1 | 0 | 0 |

$$T_1 = F(Q, Q_0) = (\bar{Q}_1 Q_0)$$

$$T_0 = F(Q_1, Q_0) = (\bar{Q}_1 + \bar{Q}_0)$$

\therefore (B) is the correct option.

2016
(Q) We want to design a synchronous counter that counts the sequence 0-1-0-2-0-3 and then repeats. The minimum no. of JK-FF req to implement this counter is _____

\Rightarrow \therefore there are 3 zeros which rep. different states

i.e. $000 \rightarrow 1^{\text{st}} \text{ zero}$
 $010 \rightarrow 2^{\text{nd}} \text{ zero} \leftarrow$ it represent state 2
 $100 \rightarrow 3^{\text{rd}} \text{ zero}$

\therefore we need 4 bits (3 bits will not be enough)

$0000 \rightarrow 1^{\text{st}} 0$
 $0100 \rightarrow 2^{\text{nd}} 0$
 $1000 \rightarrow 3^{\text{rd}} 0$
 $0001 \rightarrow 1$
 $0010 \rightarrow 2$
 $0011 \rightarrow 3$

Hence, 4 bits are sufficient (No clash)

thus 4, flipflops are required.

2015
(Q) The minimum no. of JK-FF required to construct a Synchronous counter with the count sequence (0, 0, 1, 1, 2, 2, 3, 3, 0, 0...) is _____

1st 0, 2nd 0
 1st 1, 2nd 1
 1st 2, 2nd 2
 1st 3, 2nd 3

000 → 1st zero

100 → 2nd zero

001 → 1st one

101 → 2nd one

010 → 1st two

110 → 2nd two

011 → 1st three

111 → 2nd three


no clash

∴ we need 3 bits thus 3 FF are required.

²⁰¹⁵
 Q) Consider a 4-bit Johnson counter with an initial value as 0000. The counting seq of this counter is

- (A) 0, 1, 3, 7, 15, 14, 12, 8, 0
- (B) 0, 1, 3, 5, 7, 9, 11, 13, 15, 0
- (C) 0, 2, 4, 6, 8, 10, 12, 14, 0
- (D) 0, 8, 12, 14, 15, 17, 3, 1, 0

→ Given $Q_3 Q_2 Q_1 Q_0 = 0000$



here $Q_{0N} = D_0 = \overline{Q_3}$, $Q_{1N} = D_1 = Q_0$

$Q_{2N} = D_2 = Q_1$, $Q_{3N} = D_3 = Q_2$


∴ if $Q_3 Q_2 Q_1 Q_0$ $\Rightarrow Q_{3n} Q_{2n} Q_{1n} Q_{0n}$ $\Rightarrow 0 \rightarrow 3 \rightarrow 7 \dots$
 (1) 0 0 0 0 \Rightarrow 0 0 0 0
 (2) 0 0 0 1 \Rightarrow 0 0 1 0
 (3) 0 0 1 1 \Rightarrow 0 1 1 0

∴ (2) is correct

9.6 Sequence Detectors

Design of a sequence detector,


- A circuit accepts a serial bit stream X as i/p and produces a serial bit stream Z as o/p
- Whenever the bit pattern 0110 appears in the i/p stream, its o/p's $Z=1$; at all other times, $Z=0$.
- Overlapping occurrences of the pattern are also detected.



NOTE - For seq. of length n , sequence detector takes n -states.

Example:

$$\begin{array}{l} X: 0 \ 1 \ 0 \ 1 \ 0 \ 1 \ 1 \ 0 \ 1 \ 0 \ 1 \ 1 \ 0 \ 0 \ 1 \ 1 \ 0 \ 1 \ 1 \ 0 \\ Z: 0 \ 0 \ 0 \ 0 \ 0 \ 0 \ 1 \ 1 \ 0 \ 0 \ 0 \ 0 \ 0 \ 0 \ 1 \ 0 \ 0 \ 0 \end{array}$$



| P_S | N | S, Z |
|-------|-------------------------|----------|
| | $X=0$ | $X=1$ |
| S_0 | $S_1 \xrightarrow{0} 0$ | $S_0, 0$ |
| S_1 | $S_1, 0$ | $S_2, 0$ |
| S_2 | $S_1, 0$ | $S_3, 0$ |
| S_3 | $S_1, 1$ | $S_0, 0$ |

| P_S | N | S, Z |
|-------|-------|---------|
| | $X=0$ | $X=1$ |
| | 00 | $01, 0$ |
| | 01 | $01, 0$ |
| | 10 | $01, 0$ |
| | 11 | $11, 0$ |
| | | $00, 0$ |

| P_S | N | O/P_Z |
|-------|-------|---------|
| | $X=0$ | $X=1$ |
| | 00 | 01 |
| | 01 | 10 |
| | 10 | 00 |
| | 11 | 11 |
| | | 00 |

split N, Z

state assignment

Suppose we use T-FF


— Two FF's i/p T_1 and T_2

$$\begin{array}{l} T_1 \rightarrow y_1 \\ T_2 \rightarrow y_2 \end{array} \left\{ \begin{array}{l} \Delta \neq 0 \text{ or } T=1 \Rightarrow y_1 = 1 \\ \text{else } y_1 = 0 \end{array} \right.$$



| PS | NS | | Output Z | |
|----|-------|-------|----------|-------|
| | $x=0$ | $x=1$ | $x=0$ | $x=1$ |
| 00 | 00 | 00 | 0 | 0 |
| 01 | 01 | 10 | 0 | 0 |
| 10 | 01 | 11 | 0 | 0 |
| 11 | 01 | 00 | 1 | 0 |

| y_1, y_2 | T ₁ , T ₂ | | Z | |
|------------|---------------------------------|-------|-------|-------|
| | $x=0$ | $x=1$ | $x=0$ | $x=1$ |
| 00 | 00 | 00 | 0 | 0 |
| 01 | 01 | 00 | 1 | 0 |
| 10 | 10 | 11 | 0 | 0 |
| 11 | 10 | 11 | 1 | 0 |


$$T_1(y_1, y_2, x) = \Sigma(4, 6, 3, 7)$$



Similarly for T_2 :



Design will be:




9.7 Synthesis of serial adder:

FSM Synthesis:

To construct the circuit the following steps are required

- ① Assign unique binary code to each state : state assignment
- ② Construct the transition / output table
- ③ Select type of memory elements : SR or JK or D or T and construct excitation table
- ④ Obtain the excitation and outputs, and minimise them.
- ⑤ Realise the functions using gates or any other combinational circuit modules.

Serial adder -



state transition diagram

| x_1 | x_2 | P_S | O/P sum | NS (C_{in}) carry |
|-------|-------|-------|---------|-----------------------|
| A | B | C | | |
| 0 | 0 | 0 | 0 | 0 |
| 0 | 0 | 1 | 1 | 0 |
| 0 | 1 | 0 | 1 | 0 |
| 0 | 1 | 1 | 0 | 1 |
| 1 | 0 | 0 | 1 | 0 |
| 1 | 0 | 1 | 0 | 1 |
| 1 | 1 | 0 | 0 | 1 |
| 1 | 1 | 1 | 1 | 1 |

| Ps | NS, Z (sum) | | | |
|----|-------------|------|------|------|
| | X=00 | X=01 | X=10 | X=11 |
| A | A, 0 | A, 1 | A, 1 | B, 0 |
| B | A, 1 | B, 0 | B, 0 | B, 1 |

State table

Since, there are only 2 states \therefore 1 FF is sufficient

State assignment:

- Two states, and so one bit is sufficient
- Suppose we assign 0 for state A, and 1 for state B

| Ps | NS, Z | | | |
|----|-------|------|------|------|
| | X=00 | X=01 | X=10 | X=11 |
| 0 | 0, 0 | 0, 1 | 0, 1 | 1, 0 |
| 1 | 0, 1 | 1, 0 | 1, 0 | 1, 1 |


After state assignment

| Ps | NS | | | | Output | | | |
|----|----|----|----|----|--------|----|----|----|
| | 00 | 01 | 10 | 11 | 00 | 01 | 10 | 11 |
| 0 | 0 | 0 | 0 | 1 | 0 | 1 | 1 | 0 |
| 1 | 0 | 1 | 1 | 1 | 1 | 0 | 0 | 1 |

Transition/output table

Select memory element and construct excitation / output functions

- suppose we use D-FF ($Q_n = Q = D$)



| y | x_1, x_2 | 00 | 01 | 11 | 00 |
|-----|------------|----|----|----|----|
| 0 | | | | 1 | |
| 1 | | 1 | 1 | 1 | 1 |

← state


| y | x_1, x_2 | 00 | 01 | 11 | 00 |
|-----|------------|----|----|----|----|
| 0 | | | 1 | | 1 |
| 1 | | 1 | | 1 | 1 |

← o/p sum.

$$y = x_1 x_2 + x_1 y_1 + x_2 y_1$$

$$z = x_1 \oplus x_2 \oplus y$$

∴ D-FF will be



Note

Sum can be considered as state and Carry can be considered as o/p