### **REPORT**

Tanmay Aron (2023JVL2240)

## **Primitive Mapping Implementation:**


Exploring multiple memory bank modes in Scale- simv2. Data from local memory is distributed across different off-chip DRAMs. As a primitive mapping technique, data is cyclically distributed into 2 banks.

### Read Buffer: -

 In this implementation, I've sent a row of requests into 2 DRAMs.

For each row, I am dividing addresses alternatively into both DRAMs.

Both the DRAMs are accessing elements parallelly.



 In the below function prefetch\_active\_buffer, separate prefetch requests and response cycle arrays for both DRAMS are created. They are used to fill addresses and cycles in the respective trace matrices

```
class read buffer:
   def prefetch_active_buffer(self, start_cycle):
       response_cycles_arr2 = self.backing_buffer2.service_reads(incoming_cycles_arr=cycles_arr2,
                                                           incoming_requests_arr_np=prefetch_requests2)
       self.last_prefect_cycle = int(response_cycles_arr[-1][0])
       self.last_prefect_cycle1 = int(response_cycles_arr1[-1][0])
       self.trace_matrix1 = np.concatenate((response_cycles_arr1, prefetch_requests1), axis=1)
       self.last_prefect_cycle2 = int(response_cycles_arr2[-1][0])
       self.trace_matrix2 = np.concatenate((response_cycles_arr2, prefetch_requests2), axis=1)
       self.trace_matrix = np.concatenate((response_cycles_arr, prefetch_requests), axis=1)
       self.trace_valid = True
       active_buf_start_line_id = 0
       active_buf_end_line_id = self.num_active_buf_lines
       self.active_buffer_set_limits = [active_buf_start_line_id, active_buf_end_line_id]
       prefetch_buf_start_line_id = active_buf_end_line_id
       prefetch buf end line id = prefetch buf start line id + self.num prefetch buf lines
       self.prefetch_buffer_set_limits = [prefetch_buf_start_line_id, prefetch_buf_end_line_id]
       self.active buf full flag = True
       if requested_data_size > self.active_buf_size: # Some elements in the current idx is left out in this case
           self.next_line_prefetch_idx = num_lines % self.fetch_matrix.shape[0]
           self.next_line_prefetch_idx = (num_lines + 1) % self.fetch_matrix.shape[0]
```

 Below are given functions created in read\_buffer.py to read both DRAM's trace files, These functions are called from double\_buffered\_scratchpad\_mem.py:

```
class read_buffer:

def get_external_access_start_stop_cycles(self):

return start_cycle, end_cycle

return start_cycle, end_cycle

def print_trace_1(self, filename):
    if not self.trace_valid:
    print('No trace has been generated yet')
    return

np.savetxt(filename, self.trace_matrix1, fmt='%s', delimiter=",")

def print_trace_2(self, filename):
    if not self.trace_valid:
    print('No trace has been generated yet')
    return

np.savetxt(filename, self.trace_matrix2, fmt='%s', delimiter=",")

np.savetxt(filename, self.trace_matrix2, fmt='%s', delimiter=",")
```

So, if I've set bandwidth=10 (in config file), then 5 addresses are read from 1st DRAM and other 5 addresses are read from 2nd DRAM.

This helps decrease bandwidth requirements per DRAM ({Bandwidth/n} for n DRAMs).

```
configs > 🌣 scale.cfg
      [general]
       run name = scale example run 32x32 os
       [architecture presets]
      ArrayHeight:
      ArrayWidth:
                       32
      IfmapSramSzkB: 64
      FilterSramSzkB: 64
      OfmapSramSzkB: 64
      IfmapOffset:
      FilterOffset:
      OfmapOffset:
                       0
      Bandwidth : 10
      Dataflow: ws
      MemoryBanks:
       [run presets]
      InterfaceBandwidth: USER
PROBLEMS
                   DEBUG CONSOLE
                                            PORTS
                                  TERMINAL
Dataflow:
               Weight Stationary
CSV file path: ../scale-sim-v2-main Tanmay Mudit/topologies/conv nets/test.csv
Bandwidth:
                10
Working in USE USER BANDWIDTH mode.
Running Layer 0
100%
Compute cycles: 1235
Stall cycles: 0
Overall utilization: 6.83%
Mapping efficiency: 78.12%
Average IFMAP DRAM BW: 5.000 words/cycle
Average Filter DRAM BW: 5.000 words/cycle
Average OFMAP DRAM BW: 9.988 words/cycle
Saving traces: Done!
******** SCALE SIM Run Complete **********
```

As both the DRAMs are fetching data parallelly, the number of accesses is halved.

- To make them parallel, I've created 2 read ports connected by 2 backing buffers. Now, both of the DRAMs are accessed independently in the same cycle.

```
SCALE-SIM-V2-MAIN_TANM... [ ☐ ☐ O Scalesim >  scale.py > .
                                           import argparse
single_layer_sim.py
                                           from scale sim import scalesim
topology utils.py
                                          if __name__ == '__main__':
    parser = argparse.ArgumentParser()
> test
                                              parser.add_argument('-t', metavar='Topology file', type=str,
    default="../scale-sim-v2-main_Tanmay_Mudit/topologies/conv_nets/test.
∨ layer0
 ■ FILTER DRAM TRACE1.csv
 ■ FILTER_DRAM_TRACE2.csv
                                                                    help="Path to the topology file"
 I IFMAP DRAM TRACELCSV
                                            ■ IFMAP_DRAM_TRACE2.csv
 ■ IFMAP_SRAM_TRACE.csv
 ■ OFMAP_DRAM_TRACE1.csv
                                             parser.add_argument('-p', metavar='log dir', type=str,
 ■ OFMAP_DRAM_TRACE2.csv
                                                                    default="../scale-sim-v2-main_Tanmay_Mudit/test_runs", help="Path to log dir"
 ■ OFMAP_SRAM_TRACE.csv
■ FILTER_DRAM_TRACE1.csv
                                             parser.add_argument('-i', metavar='input type', type=str,
 ■ FILTER_DRAM_TRACE2.csv
 ■ FILTER_SRAM_TRACE.csv
                                                                   help="Type of input topology, gemm: MNK, conv: conv"
 I IFMAP DRAM TRACE1.csv
 IFMAP DRAM TRACE2.csv
                                             args = parser.parse_args()
 IFMAP SRAM TRACE.csv
                                             topology = args.t
config = args.c
logpath = args.p
 ■ OFMAP DRAM TRACE1.csv
 ■ OFMAP_DRAM_TRACE2.csv
 ■ OFMAP_SRAM_TRACE.csv
■ BANDWIDTH_REPORT.csv
                                               gemm_input = False
COMPLITE REPORT CSV
                                               if inp_type == 'gemm':
gemm_input = True
■ DETAILED_ACCESS_REPORT.csv
```

- I've made changes in multiple files to print both the trace matrices of IFMAP, FILTER and OFMAP for every layer.
- In double\_buffered\_mem\_scratchpad.py, we can reshape the matrices to double the number of columns and reduce the number of rows to half before calling service\_read function.

This will reduce the compute cycles to half of the original as more data is sent in a single cycle.

Figure 1 Compute cycles before making the changes

```
Running Layer 1

IFMAP LINES 618

100%

100%

100%

100%

100%

100%

100%

100%

100%

100%

100%

100%

100%

100%

100%

100%

100%

100%

100%

100%

100%

100%

100%

100%

100%

100%

100%

100%

100%

100%

100%

100%

100%

100%

100%

100%

100%

100%

100%

100%

100%

100%

100%

100%

100%

100%

100%

100%

100%

100%

100%

100%

100%

100%

100%

100%

100%

100%

100%

100%

100%

100%

100%

100%

100%

100%

100%

100%

100%

100%

100%

100%

100%

100%

100%

100%

100%

100%

100%

100%

100%

100%

100%

100%

100%

100%

100%

100%

100%

100%

100%

100%

100%

100%

100%

100%

100%

100%

100%

100%

100%

100%

100%

100%

100%

100%

100%

100%

100%

100%

100%

100%

100%

100%

100%

100%

100%

100%

100%

100%

100%

100%

100%

100%

100%

100%

100%

100%

100%

100%

100%

100%

100%

100%

100%

100%

100%

100%

100%

100%

100%

100%

100%

100%

100%

100%

100%

100%

100%

100%

100%

100%

100%

100%

100%

100%

100%

100%

100%

100%

100%

100%

100%

100%

100%

100%

100%

100%

100%

100%

100%

100%

100%

100%

100%

100%

100%

100%

100%

100%

100%

100%

100%

100%

100%

100%

100%

100%

100%

100%

100%

100%

100%

100%

100%

100%

100%

100%

100%

100%

100%

100%

100%

100%

100%

100%

100%

100%

100%

100%

100%

100%

100%

100%

100%

100%

100%

100%

100%

100%

100%

100%

100%

100%

100%

100%

100%

100%

100%

100%

100%

100%

100%

100%

100%

100%

100%

100%

100%

100%

100%

100%

100%

100%

100%

100%

100%

100%

100%

100%

100%

100%

100%

100%

100%

100%

100%

100%

100%

100%

100%

100%

100%

100%

100%

100%

100%

100%

100%

100%

100%

100%

100%

100%

100%

100%

100%

100%

100%

100%

100%

100%

100%

100%

100%

100%

100%

100%

100%

100%

100%

100%

100%

100%

100%

100%

100%

100%

100%

100%

100%

100%

100%

100%

100%

100%

100%

100%

100%

100%

100%

100%

100%

100%

100%

100%

100%

100%

100%

100%

100%

100%

100%

100%

100%

100%

100%

100%

100%

100%

100%

100%

100%

100%

100%

10
```

Figure 2 Compute cycles after making the changes

### Write Buffer:

- Creating 2 tracematrices forthewritebuffer:

```
class write_buffer:
    def __init__(self):

    # Status of the buffer
    self.free_space = self.total_size_elems
    self.drain_buf_start_line_id = 0

# Helper data structures for faster execution
    self.line_idx = 0

# Helper data structures for faster execution
    self.current_line1 = np.ones((1, 1)) * -1
    self.current_line2 = np.ones((1, 1)) * -1
    self.max_cache lines = 2 ** 10
    self.trace_matrix_cache1 = np.zeros((1, 1))
    self.trace_matrix_cache2 = np.zeros((1, 1))

# Access counts
    self.num_access = 0

# Trace matrices
    self.trace_matrix1 = np.zeros((1, 1))
    self.cycles_vec = np.zeros((1, 1))

# Flags
    self.state = 0
    self.drain_end_cycle = 0

self.trace_valid = False
    self.trace_matrix_cache1_empty = True
    self.trace_matrix_cache2_empty = True
    self.trace_matrix_cache1_empty = True
    self.trace_matrix_cache2_empty = True
    self.trace_matrix_cache1_empty = True
    self.trace_matrix_cache1_empty = True
    self.trace_matrix_cache1_empty = True
    self.trace_matrix_cache2_empty = True

def set_params(self, backing_buf_obj,
    total_size_bytes=128, word_size=1, active_buf_frac=0.9,
```

Figure 3. Creating 2 trace matrices for write buffer

Both trace matrices are filled in the functions
 store to trace mat cache and append to trace mat

```
class write buffer:
                     self.trace_matrix_cache1 = self.current_line1
self.trace_matrix_cache1_empty = False
               self.trace_matrix_cache1 = np.concatenate((self.trace_matrix_cache1, self.current_line1), axis=0)
                if self.trace_matrix_cache2_empty:
    self.trace_matrix_cache2 = self.current_line2
                     self.trace_matrix_cache2_empty = False
                     self.trace_matrix_cache2 = np.concatenate((self.trace_matrix_cache2, self.current_line2), axis=0)
                self.current_line1 = np.ones((1, 1)) * -1
self.current_line2 = np.ones((1, 1)) * -1
                self.line idx = 0
               if not self.trace_matrix_cache1.shape[0] < self.max_cache_lines:</pre>
               if not self.trace_matrix_cache2.shape[0] < self.max_cache_lines:</pre>
                      self.append_to_trace_mat(force=Tru
     def append_to_trace_mat(self, force=False):
               if not self.line idx == 0:
                     not serf.line_tux == 0.
if self.trace_matrix_cache1_empty:
    self.trace_matrix_cache1 = self.current_line1
    self.trace_matrix_cache2 = self.current_line2
                           self.trace_matrix_cache_empty = False
                       self.trace_matrix_cache1 = np.concatenate((self.trace_matrix_cache1, self.current_line1), axis=0)
Self.trace_matrix_cache2 = np.concatenate((self.trace_matrix_cache2, self.current_line2), axis=0)
                     self.current_line1 = np.ones((1, 1)) * -1
self.current_line2 = np.ones((1, 1)) * -1
```

Figure 4. Both trace matrices are filled in the functions store\_to\_trace\_mat\_cache and append\_to\_trace\_mat

- These trace matrices are filled and printed using these functions:

```
der get_trace_matrixi(solf):

if not self.trace_valid:
    print('No trace has been generated yet')
    return

trace_matrixi = np.concatenate((self.cycles_vec, self.trace_matrixi), axis=1)
    return trace_matrixi

der get_trace_matrixi(solf):
    if not self.trace_valid:
        print('No trace has been generated yet')
    return
    return

trace_matrix2 = np.concatenate((self.cycles_vec, self.trace_matrix2), axis=1)
    return trace_matrix2

der get_free_space(self):
    return self.free_space

def get_num_accesses(self):
    assert self.trace_valid, 'Traces not ready yet'
    return self.mum_access

def get_external_access_start_stop_cycles(self):
    assert self.trace_valid, 'Traces not ready yet'
    sasert self.trace_valid, 'Traces not ready yet'
    return self.extene_valid, 'Traces not ready yet'
    sasert self.trace_valid, 'Traces not ready yet'
    sasert self.cycles_vec[n][0]
    end_cycle = self.cycles_vec[n][0]
    end_cycle = self.cycles_vec[n][0]
    return start_cycle, end_cycle

def print('No trace has been generated yet')
    return
    race_matrixi = self.get_trace_matrixi()
    np.savetxt(filename, trace_matrixi, fmt='Ns', delimiter=",")

def print('No trace has been generated yet')
    return
    race_matrixi = self.get_trace_matrixi()
    np.savetxt(filename, trace_matrix2), fmt='Ns', delimiter=",")

def print('No trace has been generated yet')
    return
    race_matrixi = self.get_trace_matrix2, fmt='Ns', delimiter=",")
```

Figure 5. The trace matrices are filled and printed using these functions

# These trace matrices are generated in write\_buffer.py




Figure c. OFMAP tracematrix

→ Please follow discussions regarding parameters (Avg. Bandwidth, utilization, etc.) in the Novel Implementation report

# Results (for read\_buffer):-

- 1. Total number of cycles remains the same.
- 2. The bandwidth per DRAM is halved.

## Results (for write\_buffer):-

- 1. Total number of cycles is halved.
- 2. The bandwidth per DRAM is the same.

# **Novel Mapping Implementation: -**

- In this implementation, I've divided the data row-wise alternatively in 2 DRAMs.




Figure 6 Trace Matrices

 During memory mapping, if a data block is previously fetched from DRAM i, and if it is now requested from DRAM j, then the trace matrix of DRAM j will show '-1'. And, data block is accessed from DRAM i.

Figure 7. Memory mapping and division of rows

```
.1637.0,52.0,41.0,30.0,19.0,8.0,108.0,97.0,86.0,75.
.1636.0,65.0,54.0,43.0,32.0,21.0,10.0,132.0,121.0,1
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      -1636.0,53.0,42.0,31.0,20.0,9.0,120.0,109.0,98.0,
-1635.0,88.0,77.0,66.0,55.0,44.0,33.0,22.0,11.0,1
 1634.0,57.0,46.0,35.0,24.0,13.0,168.0,157.0,146.0,135.0,124.0
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    -1633.0,113.0,102.0,91.0,80.0,69.0,58.0,47.0,-1.0,-1.0,-1.0
1-1634.0,57.0,46.0,35.0,24.0,13.0,168.0,157.0,146.0,135.0,124.0

1-1633.0,180.0,169.0,158.0,147.0,136.0,125.0,114.0,1038.0,92.0,81.0

1-1632.0,148.0,137.0,126.0,115.0,104.0,93.0,82.0,71.0,1.0,1.0,1.0

1-1631.0,127.0,116.0,105.0,94.0,83.0,72.0,61.0,50.0,30.0,28.0

1-1630.0,117.0,106.0,95.0,84.0,73.0,-1.0,-1.0,-1.0,-1.0,-1.0,-1.0

1-1629.0,118.0,107.0,1.0,-1.0,-1.0,-1.0,52.0,41.0,30.0,19.0

1-1628.0,130.0,119.0,108.0,97.0,86.0,75.0,64.0,-1.0,-1.0,-1.0
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   -1631.0,38.0,27.0,16.0,204.0,193.0,182.0,171.0,160.0,149
-1630.0,-1.0,216.0,205.0,194.0,183.0,172.0,161.0,150.0,1
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     0,138.0
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   0,128
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   -1628.0,240.0,229.0,218.0,207.0,196.0,185.0,174.0,163.0,1
-1627.0,20.0,252.0,241.0,230.0,219.0,208.0,197.0,186.0,17
-1627.0,153.0,142.0,131.0,-1.0,-1.0,-1.0,-1.0,-1.0,-65.0,54.0
-1626.0,187.0,176.0,165.0,154.0,143.0,132.0,121.0,110.0,99.0,-1.0,-10.0,232.0,232.0,232.0,232.0,210.0,199.0,188.0,177.0,166.0,155.0,-1.0,-1.0,-1.0
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   -1626.0, -1.0, -1.0, -1.0, 264.0, 253.0, 242.0, 231.0, 220.0, 209.0, 198
-1625.0, 77.0, 66.0, 55.0, 44.0, 33.0, 22.0, 276.0, 265.0, 254.0, 243.0
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     0.198.0
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   -1624.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.
-1624.0,288.0,277.0,266.0,255.0,244.0,233.0,222.0,211.0,200.0,1

-1623.0, 1.0,57.0,46.0,35.0,24.0,300.0,289.0,278.0,267.0,256.0

-1622.0,135.0,124.0,-1.0,-1.0,-1.0,-1.0,-1.0,-1.0,-1.0,36.0

-1621.0,213.0,202.0,191.0,180.0,169.0,158.0,147.0,136.0,125.0,1
                                                                                                                                                                                                                                                                                                                                                                                           18
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                -1622.0, 245.0, 234.0, 223.0, 212.0, 261.0, 190.0, 179.0, -1.0, -1.
-1621.0, -1.0, 312.0, 301.0, 290.0, 279.0, 268.0, 257.0, 246.0, 235
-1620.0, -1.0, -1.0, -1.0, 70.0, 59.0, 48.0, 37.0, 26.0, 324.0, 313.
-1619.0, 192.0, 181.0, 170.0, 159.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ,224
-1613.0,218.0,207.0,196.0,185.0,174.0,163.0,152.0,141.0,
-1612.0,362.0,351.0,340.0,329.0,318.0,307.0,296.0,285.0,
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    -1610.0,286.0,275.0,264.0,253.0,242.0,231.0,220.0,209.0,19
 1609.0,320.0,309.0,298.0,287.0,-1.0,-1.0,-1.0,-1.0,-232
1608.0,100.0,89.0,78.0,67.0,420.0,409.0,398.0,387.0,37
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   -1608.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, 144.0, 133.0, -1.0, -1.0
-1607.0, 354.0, 343.0, 332.0, 321.0, 310.0, 299.0, -1.0, -1.0, -1.0, -1.0
-1607.0,244.0,233.0,222.0,211.0,200.0,189.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.0, -1.
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    -1605.0, -1.0, -1.0, -1.0, 245.0, 234.0, 223.0, 212.0, 201.0, 1
-1605.0,168.0,157.0,146.0,135.0,124.0,-1.0,-1.0,-1.0,444.0,433.0
```

Figure 8. '-1's are put if the blocks are previously fetched from different DRAM

### Results and Observations: -

- 1. Mapping efficiency- Depends on number of MACs, array height and width of systolic arrays. This can't be improved by modifying memory mapping.
  - Although, by altering row and column size we can increase mapping efficiency.

```
class systolic_compute_is:
    def create_ifmap_demand mat(self):

# The IFMAP elems are needed to be filled in reverse order to ensure that
# top element is pushed in last to maintain alignment with the input elements
    this_fold_demand = np.flip(this_fold_demand, 0)

# Account for the cycles for partial sum generation and accumulation
    this_fold_demand = np.concatenate((this_fold_demand, inter_fold_gap_suffix_mat), axis=0)

# calculate the mapping efficiency
    row_used = min(self.arr_row, row_end_idx - row_start_id)
    col_used = min(self.arr_col, col_end_idx - col_start_id)
    mac_used = row_used * col_used
    mapping_eff_this_fold = mac_used / (self.arr_row * self.arr_col)

    cycles_this_fold = this_fold_demand.shape[0] + this_fold_demand.shape[1] - 1
    compute_cycles_this_fold = mac_used * self.T
    compute_util_this_fold = compute_cycles_this_fold / (self.arr_row * self.arr_col * cycles_this_fold)

    self.mapping_efficiency_per_fold.append(mapping_eff_this_fold)

    if fr == 0 and fc == 0:
        self.ifmap_demand_matrix = this_fold_demand
    else:
        self.ifmap_demand_matrix = np.concatenate((self.ifmap_demand_matrix, this_fold_demand), axis=0)
```

2. Compute cycles - Compute cycles are total cycles after writing the output feature map values.

```
def get_total_compute_cycles(self):
    assert self.traces_valid, 'Traces not generated yet'
    return self.total_cycles
```

Ways compute cycles are decreased: -

- a) Increasing row size sent per cycle.
- b) Decreasing cycles during Read and Write: In our implementation, total cycles by half by fetching 2 rows in a single cycle through 2 DRAMs.

Figure 9. Original Scale-sim results

Figure 10. New Scale-sim results

### 3. Overall Utilization-

```
self.<mark>overall_util = (</mark>self.num_compute * 100) / (self.total_cycles * self.num_mac_unit)
```

This formula computes what portion of the maximum possible computational capacity is actually being utilized. This can provide insights into how efficiently the computational resources are being used.

→ As shown in the above figures, there's about twice the increase in overall utilization.

## 4. Average DRAM BW:-

In the config file, we have input the bandwidth of DRAMs.

So, the average DRAM BW should not be more than this value. Whereas, the total DRAM bandwidth will be:-

Total DRAM BW = Avg. DRAM BW \* No. of DRAMs

```
[general]
run_name = scale_example_run_32x32_os
[architecture_presets]
ArrayHeight: 32
ArrayWidth:
IfmapSramSzkB: 64
FilterSramSzkB: 64
OfmapSramSzkB: 64
IfmapOffset:
FilterOffset: 0
OfmapOffset: 0
Bandwidth : 10
Dataflow : ws
MemoryBanks: 1
[run_presets]
InterfaceBandwidth: USER
```

Bandwidth is dependent on reads/writes and start, stop cycles.

```
class single_layer_sim:
    def calc_report_data(self):
        self.ofmap_sram_writes = self.compute_system.get_ofmap_requests()
self.avg_ifmap_sram_bw = self.ifmap_sram_reads / self.total_cycles
        self.avg_filter_sram_bw = self.filter_sram_reads / self.total_cycles
        self.avg_ofmap_sram_bw = self.ofmap_sram_writes / self.total_cycles
        self.ifmap_sram_start_cycle, self.ifmap_sram_stop_cycle \
             = self.memory_system.get_ifmap_sram_start_stop_cycles()
        self.filter_sram_start_cycle, self.filter_sram_stop_cycle \
            = self.memory_system.get_filter_sram_start_stop_cycles()
        self.ofmap_sram_start_cycle, self.ofmap_sram_stop_cycle \
             = self.memory_system.get_ofmap_sram_start_stop_cycles()
        self.ifmap_dram_start_cycle, self.ifmap_dram_stop_cycle, self.ifmap_dram_reads \
            = self.memory_system.get_ifmap_dram_details()
        self.filter_dram_start_cycle, self.filter_dram_stop_cycle, self.filter_dram_reads \
            = self.memory_system.get_filter_dram_details()
        self.ofmap_dram_start_cycle, self.ofmap_dram_stop_cycle, self.ofmap_dram_writes \
            = self.memory_system.get_ofmap_dram_details()
        self.avg_ifmap_dram_bw = self.ifmap_dram_reads / (self.ifmap_dram_stop_cycle - self.ifmap_dram_start_cycle + 1)
self.avg_filter_dram_bw = self.filter_dram_reads / (self.filter_dram_stop_cycle - self.filter_dram_start_cycle + 1)
         self.avg_ofmap_dram_bw = self.ofmap_dram_writes / (self.ofmap_dram_stop_cycle - self.ofmap_dram_start_cycle + 1)
         self.report_items_ready = True
```

Reads/Writes are computed using number of accesses either for fetching or writing on addresses.

num\_accesses are calculated using addition of number of data blocks.

 This is a simulation of CNN accelerator. We are performing DRAM accesses parallelly (by creating different read ports for different DRAMs).

- So, I've modified num\_access to the total number of data blocks <u>accessed by 1 DRAM</u> as other DRAMs are accessed in parallel.
- → For demonstration purposes, let's change num\_access to total number of data blocks fetched for writing in OFMAP.

```
def empty_drain_buf(self, empty_start_cycle=0):
   lines_to_fill_dbuf = int(math.ceil(self.drain_buf_size / self.req_gen_bandwidth))
   self.drain buf end line id1 = self.drain buf start line id1 + lines to fill dbuf
   self.drain_buf_end_line_id1 = min(self.drain_buf_end_line_id1, self.trace_matrix1.shape[0])
   self.drain_buf_end_line_id2 = self.drain_buf_start_line_id2 + lines_to_fill_dbuf
   self.drain_buf_end_line_id2 = min(self.drain_buf_end_line_id2, self.trace_matrix2.shape[0])
   requests_arr_np1 = self.trace_matrix1[self.drain_buf_start_line_id1: self.drain_buf_end_line_id1, :]
   requests_arr_np2 = self.trace_matrix2[self.drain_buf_start_line_id2: self.drain_buf_end_line_id2, :]
   num_lines1 = requests_arr_np1.shape[0]
   num_lines2 = requests_arr_np2.shape[0]
   data_sz_to_drain1 = num_lines1 * requests_arr_np1.shape[1]
   data_sz_to_drain2 = num_lines2 * requests_arr_np2.shape[1]
   for elem in requests_arr_np1[-1,:]:
       if elem == -1:
           data_sz_to_drain1 -= 1
   for elem in requests_arr_np2[-1,:]:
       if elem == -1:
          data_sz_to_drain2 -= 1
   self.num_access += data_sz_to_drain1 + data_sz_to_drain2
```

Avg DRAM BW when accessed parallelly: -

Figure 11. Correct Avg DRAM BW

Avg DRAM BW when data blocks are accessed sequentially (Incorrect): -

Running Layer 0

IFMAP LINES 588

100%|

Compute cycles: 587

Stall cycles: 0

Overall utilization: 6.39%

Mapping efficiency: 78.12%

Average IFMAP DRAM BW: 10.000 words/cycle

Average OFMAP DRAM BW: 19.948 words/cycle

Saving traces: Done!